Unlock instant, AI-driven research and patent intelligence for your innovation.

Signal state transition detector circuit

A signal state and detector technology, applied in the direction of electric pulse generator circuit, static memory, instrument, etc., can solve problems such as chip error, difficulty in high integration, complex structure of conversion detection circuit, etc.

Inactive Publication Date: 2003-07-16
LG SEMICON CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] Therefore, short bursts of noise at node A are transferred into the output signal and cause errors in the internal circuitry of the chip
[0010] In addition, the structure of the existing switching detection circuit is complex, and it is not easy to be highly integrated

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Signal state transition detector circuit
  • Signal state transition detector circuit
  • Signal state transition detector circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] image 3 is a circuit diagram of the signal state transition detector circuit of the present invention. As shown in the figure, the signal state transition detector circuit of the present invention includes a non-superimposed signal generator 10 for generating non-superimposed signals NOS and NOSB when an input signal is received, and a non-superimposed signal generator for generating 10 generates a pulse generator 20 for generating a single pulse signal in the non-superimposed portion of the non-superimposed signals NOS and NOSB.

[0022] Here, the non-superposition signal generator 10 includes a PMOS transistor MP1 having a gate for receiving a pulse input signal, a source connected to a source voltage VCC and a drain connected to a node ND1, and a PMOS transistor MP1 having a A gate for receiving a pulse input signal, a source connected to ground voltage VSS and an NMOS transistor MN1 connected to a drain of a node ND2, a NMOS transistor MN1 for delaying signals betw...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a signal state conversion detector circuit which includes a generator used to generate a pair of non-averaging signals when receiving the input signal, and a pulse generator used to have logical operation to the non-averaging signal output by the non-averaging signal generator and immediately generate a pulse signal when the state of the input signal is changed. The signal state conversion detector circuit can be used in high-speed operation; and even if the input signal includes short pulse noise, the conversion detector circuit can still reliably generate output signal, and the invention has the input noise resistance performance.

Description

technical field [0001] The present invention relates to a signal state transition detector circuit for generating a single pulse signal by detecting a state change of an input signal, and more particularly, to an improved signal state transition having a simple structure and noise immunity detector circuit. Background technique [0002] FIG. 1A is a schematic diagram of a prior art signal state transition detector circuit. As shown in the figure, the existing transition detector circuit includes a first "NOR" gate NOR1 that receives a pulse input signal, an inverter INVO that inverts the pulse input signal, and a second "OR" gate that receives the inverted pulse input signal NOT" gate NOR2, a first delay unit DELAY1 for delaying the pulse input signal, a second delay unit DELAY2 for delaying the inverted pulse input signal, and a pair of outputs from the first and second "NOR" gates NOR1 and NOR2 The third "NOR" gate NOR3 for "NOR" operation. [0003] 1B is a circuit diag...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K3/02G11C7/00H03K5/151H03K5/1532H03K5/1534
CPCH03K5/1534H03K5/1515G11C7/00
Inventor 朴钟薰金载运
Owner LG SEMICON CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com