Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A parameter optimization design method for sic MOSFET drive circuit

A technology for optimizing design and driving circuits, applied in CAD circuit design, design optimization/simulation, special data processing applications, etc., can solve problems such as incomplete optimization design method of SiC MOSFET driving circuit parameters, and unconsidered key stray parameters of SiC MOSFET, etc. Achieve the effects of improving design reliability, saving design time, and improving design efficiency

Active Publication Date: 2021-12-24
BEIJING JIAOTONG UNIV +1
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] These studies have explained the essential cause of gate-source voltage interference, and provided a conceptual basis for improving gate drive circuit design, eliminating interference, and increasing switching speed; however, these studies have not yet considered the key stray parameters that affect the dynamic characteristics of SiC MOSFETs, such as Gate internal resistance, drive loop inductance and power loop inductance, etc.
The optimization design method of SiC MOSFET drive circuit parameters is not yet complete, and it is urgent to explore the drive design method suitable for SiC MOSFET based on the characteristics of high switching speed of SiC MOSFET, so as to provide SiC MOSFET devices with higher power level and higher performance requirements in the future. Provide theoretical guidance and application technical support

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A parameter optimization design method for sic MOSFET drive circuit
  • A parameter optimization design method for sic MOSFET drive circuit
  • A parameter optimization design method for sic MOSFET drive circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0056] An embodiment of the present invention:

[0057] Such as figure 1 As shown, the method includes the following steps:

[0058] Step S1: Construct the characteristic polynomial D(s) of the interference path transfer function;

[0059] Step S2: Construct a standard second-order system CT(s)=1 / D(s) according to the characteristic polynomial;

[0060] Step S3: Take the input capacitance C of the SiC MOSFET iss and gate internal resistance R g Parametric Unitization for Reference Values: Parallel Auxiliary Capacitor Drive circuit stray inductance Drive resistor R * =R / R g ;

[0061] Step S4: Verify whether the stray inductance is small enough to ensure that the standard second-order system CT(s) has a sufficient damping ratio, and the per unit value of the stray inductance of the drive circuit is:

[0062]

[0063] Step S5: Under the premise of sufficient damping ratio, the standard second-order system obtains a moderate transition process with a short duration ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a parameter optimization design method of a SiC MOSFET driving circuit, which is used for improving the design reliability of a SiC-based power electronic converter. The parameter design method includes: constructing the characteristic polynomial of the interference path transfer function; constructing a standard second-order system according to the characteristic polynomial; taking the input capacitance C of the SiC MOSFET iss and gate internal resistance R g Perform parameter per-unitization for the reference value; verify whether the stray inductance is small enough to ensure that the standard second-order system has sufficient damping ratio; design the per-unit value of the auxiliary parallel capacitor so that the standard second-order system has sufficient damping ratio , to obtain a moderate transition process with a short duration to ensure that the auxiliary shunt capacitor does not excessively affect the switching speed; design the per unit value of the driving resistance to balance and suppress the interference spikes and interference oscillations of the gate-source voltage, and prevent the drive circuit due to the cut-off frequency Too low will cause the gate-source voltage to change too slowly and increase the switching loss.

Description

technical field [0001] The invention relates to a parameter optimization design method of a SiC MOSFET drive circuit. Background technique [0002] At present, in practical application of SiC MOSFET, the drive design method of traditional SiC MOSFET is still used. However, SiC MOSFETs generally have faster switching speeds and higher voltage withstand capabilities, so they have a higher voltage change rate than Si devices, and the gate-source voltage interference problem is more prominent. [0003] The two main factors that limit the switching speed of their SiC MOSFETs are gate drive capability and gate-source voltage interference issues. Reference [1], Reference [2] and Reference [3], on the basis of traditional Si MOSFET drive circuit design, additionally add the verification link of the maximum change value of gate-source voltage, according to the voltage change rate, drive resistance and junction capacitance The equivalent circuit estimates the maximum variation of th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/20G06F30/30
CPCG06F30/20G06F30/30
Inventor 邵天骢郑琼林李志君李虹黄波邱志东张志朋王作兴王佳信
Owner BEIJING JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products