Low quiescent current off-chip capacitor-free LDO with dynamically optimized power supply rejection ratio

A power supply rejection ratio and no off-chip capacitor technology, applied in the direction of high-efficiency power electronic conversion, regulation of electrical variables, control/regulation systems, etc., can solve the problems of high power consumption, large area, complex structure, etc., to achieve reduced area, The effect of reducing the area and improving the transient response performance
CN112947656AActive Publication Date: 2021-06-11ZHEJIANG UNIV
7 Cites 3 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
ZHEJIANG UNIV
Publication Date
2021-06-11

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a low quiescent current off-chip capacitor-free LDO with a dynamic optimization power supply rejection ratio. An LDO circuit comprises an LDO main module and a PSR optimization module; the LDO main module is used for providing a stable output voltage when a load current or an input voltage changes; and the PSR optimization module injects a frequency-related compensation current into a grid electrode of a power tube in the LDO main module and is used for optimizing the intermediate-frequency PSR of the LDO. According to the low-quiescent-current off-chip capacitor-free LDO with the dynamic optimization power supply rejection ratio, a power tube copy tube is not needed, and the advantage of low quiescent current is achieved; and the feed-forward compensation current is dynamically adjusted by monitoring the working state of the power tube, so that the flexibility is higher.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the technical field of semiconductor integrated circuits, in particular to a low quiescent current LDO with no off-chip capacitance and a dynamically optimized power supply rejection ratio. Background technique

[0002] As a key component of power management, a voltage regulator provides an adjustable, stable and low-noise voltage, and is widely used in a system on chip (SoC, System on Chip). A linear low-dropout regulator (LDO, Low-Dropout Regulator) is a type of voltage regulator, which has better resistance to power supply noise than a switched capacitor or a switching regulator. According to the position of the main pole, LDO is divided into two types: external compensation and internal compensation. The former main pole is located at the LDO output, and the latter is located inside the LDO. Internally compensated LDO, also known as CL-LDO (Capacitor-less LDO), has the advantages of small area and high integration because...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More