Multi-grid changing field effect transistor structure, manufacturing method thereof and chip device

A field-effect transistor and drain technology, which is applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the incompatibility of product performance and processing difficulty, uneven distribution of source electron current of field-effect transistors, product Performance and reliability incompatibility and other issues can be achieved to reduce production line switching costs, improve process commonality, and increase vertical channel arrangement density

Active Publication Date: 2021-08-06
深圳真茂佳半导体有限公司
View PDF14 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The main purpose of the present invention is to provide a field effect transistor structure with multi-gate changes. The main progress is to solve the problem of uneven distribution of source electron current, product performance and reliability incompatibility, and product The problem of incompatibility between performance and processing difficulty

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-grid changing field effect transistor structure, manufacturing method thereof and chip device
  • Multi-grid changing field effect transistor structure, manufacturing method thereof and chip device
  • Multi-grid changing field effect transistor structure, manufacturing method thereof and chip device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0083] The technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. Apparently, the described embodiments are only part of the embodiments for understanding the inventive concepts of the present invention, and cannot represent All the embodiments are not explained as the only embodiment. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art on the premise of understanding the inventive concepts of the present invention fall within the protection scope of the present invention.

[0084] It should be noted that if there is a directional indication (such as up, down, left, right, front, back...) in the embodiment of the present invention, the directional indication is only used to explain the relationship between the components in a certain posture. If the specific postu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a multi-grid changing field effect transistor structure, a manufacturing method thereof and a chip device. A transistor comprises a drain epitaxial layer located at a bottom layer, a source layer located at a top layer, and source extension inverted fins, a first grid and a second grid which are embedded in the drain epitaxial layer; the first grid electrode is arranged between the source electrode extension inverted fins, the second grid electrode is aligned to the source electrode extension inverted fins, and symmetrical channels which are connected in parallel from the source electrode layer to the interior of the drain electrode epitaxial layer in pairs are formed in the two sides of the first grid electrode and the two sides of the second grid electrode respectively; and in a preferred example, the drain epitaxial layer forms a shield gate bottom floating antipolar column bottom junction at a bottom portion corresponding to the source extension inverted fin. The field effect transistor architecture provided by the invention is a multi-grid-electrode change densification, and has the effects of uniformizing electron flow partitions of the drain electrode on the back surface of the substrate and the source electrode on the top surface of the substrate and reducing the grooving process.

Description

technical field [0001] The invention relates to the technical field of semiconductor transistors, in particular to a multi-gate variable field effect transistor structure, a manufacturing method thereof, and a chip device. Background technique [0002] As the key and important device of the semiconductor chip, the field effect transistor structure has a variety of structures, mainly including the following types: FinFET fin field effect transistor, JFET junction field effect transistor, surface field effect transistor, tunneling field effect transistor Transistors trench gate field effect transistor, split gate field effect transistor and super junction field effect transistor. Among them, the structure of FinFET fin field effect transistor, JFET junction field effect transistor, surface field effect transistor and tunneling field effect transistor is to design the source contact and drain contact on the same surface of the semiconductor substrate. With the trend of thinnin...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/06H01L29/08H01L29/10H01L29/423H01L29/78H01L21/336H01L21/28
CPCH01L29/7855H01L29/7827H01L29/401H01L29/42356H01L29/4236H01L29/1037H01L29/0623H01L29/0847H01L29/66484H01L29/66795
Inventor 任炜强
Owner 深圳真茂佳半导体有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products