Unlock instant, AI-driven research and patent intelligence for your innovation.

Power semiconductor device and manufacturing method thereof

A technology for power semiconductors and semiconductors, which is used in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc. It can solve the problems of large RSP value, low production efficiency, and large chip area of ​​VDMOS devices, and reduce the characteristic on-resistance. , The effect of increasing concentration and small characteristic on-resistance

Pending Publication Date: 2022-04-22
HANGZHOU SILAN MICROELECTRONICS
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the RSP value of VDMOS devices is relatively large, the epitaxial layer is relatively thick, more furnace tube processes are required in the production process, resulting in low production efficiency, special terminal processing structures are required, resulting in larger chip areas, etc.
Super junction devices can achieve smaller RSP by using charge balance technology, but it brings higher process cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Power semiconductor device and manufacturing method thereof
  • Power semiconductor device and manufacturing method thereof
  • Power semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0056] Various embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. In the various figures, the same elements are designated by the same or similar reference numerals. For the sake of clarity, various parts in the figures have not been drawn to scale.

[0057] The specific embodiments of the present invention will be described in further detail below with reference to the accompanying drawings and embodiments.

[0058] figure 1 A schematic cross-sectional view of a power semiconductor device according to an embodiment of the present invention is shown. In this embodiment, the power semiconductor device is a trench type device, which may be a metal oxide semiconductor field effect transistor (MOSFET), an IGBT device or a diode. Hereinafter, an N-type MOSFET is taken as an example for description, however, the present invention is not limited to this.

[0059] see figure 1 , the power semiconductor device i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
widthaaaaaaaaaa
depthaaaaaaaaaa
lengthaaaaaaaaaa
Login to View More

Abstract

The invention discloses a power semiconductor device and a manufacturing method thereof. The power semiconductor device comprises a semiconductor substrate; an epitaxial layer located on the semiconductor substrate; the first dielectric groove and the second dielectric groove are located in the epitaxial layer, and the first dielectric layer is filled in the first dielectric groove and the second dielectric groove; the gate oxide layer, the control gate and the shielding gate are located in the first dielectric groove; the source region and the drain region are located on the two sides of the first medium groove and the second medium groove; wherein the control gate extends from the surface of the epitaxial layer to the upper part of the first dielectric groove, the shield gate extends from the surface of the epitaxial layer to the lower part of the first dielectric groove, and the gate oxide layer separates the control gate from the shield gate and separates the control gate from the epitaxial layer. The structure of the two medium grooves is adopted, so that the drift region is not a straight line any more, the drift region with the broken line (V-shaped or concave) morphology is formed, the effective length of the drift region can be increased, and smaller characteristic on-resistance can be achieved under the same breakdown voltage.

Description

technical field [0001] The present invention relates to the technical field of semiconductor manufacturing, in particular to a power semiconductor device and a manufacturing method thereof. Background technique [0002] Power semiconductor devices are mainly used in high-power power supply circuits and control circuits, for example as switching elements or rectifier elements. Among power semiconductor devices, power MOS (field effect transistor) devices have become one of the mainstream power devices due to their advantages of high input impedance, low loss, fast switching speed, no secondary breakdown, and good dynamic performance. At present, high-voltage power MOS devices mainly include VDMOS (Vertical-double-diffused metal oxide semiconductor, vertical double-diffused metal oxide semiconductor) devices, and superjunction devices that appear on the basis of VDMOS. [0003] For the power MOS device industry, the industry pursues better cost performance, that is, better pe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L29/06H01L21/336
CPCH01L29/7813H01L29/7811H01L29/0649H01L29/66734H01L29/7831H01L29/66484H01L29/66553
Inventor 姚国亮邹华刘建平张邵华吴建兴
Owner HANGZHOU SILAN MICROELECTRONICS