Method for solving chip timing sequence deterioration caused by metal filling Metal Fill

A metal filling, timing technology, applied in instrumentation, computing, electrical digital data processing, etc., can solve the problems affecting the design cycle and the final actual chip timing deterioration.

Pending Publication Date: 2022-06-03
ANHUI DONGKE SEMICON CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

They can cause timing degradation in the final real chip with serious consequences
[0006] For this reason, chip design engineers have to re-analyze on the basis of adding these new metal patterns to the entire chip (that is, after filling the Metal Fill), including re-doing a complete parasitic parameter extraction, and then bringing in these new Complete physical verification, timing verification, and functional verification of the increased parasitic parameters, and if new problems caused by filling Metal Fill are found in the process, the design needs to be changed again, which will inevitably affect the entire design cycle

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for solving chip timing sequence deterioration caused by metal filling Metal Fill

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0011] The technical solutions of the present invention will be further described in detail below through the accompanying drawings and embodiments.

[0012] Embodiments of the present invention provide a method for solving chip timing deterioration caused by metal filling. The main method steps are as follows: figure 1 shown, including:

[0013] Step 110, in the layout and routing step, obtain the setup time (setup time) and the hold time (hold time) of each timing endpoint (timing endpoint) on each timing path (timing path) in the chip;

[0014] Specifically, the setup time and the hold time can be obtained through the functions provided by the Place&Route tool.

[0015] Step 120: Determine the first violation time corresponding to the setup time violation (setup timeviolation) and the second violation time corresponding to the hold time violation (hold time violation) at each timing endpoint according to the clock cycle of the chip;

[0016] Specifically, the time violati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The embodiment of the invention relates to a method for solving chip timing sequence deterioration caused by metal filling Meta < l > F l. In the step of layout and wiring, the establishment time and the retention time of each time sequence endpoint on each time sequence path in a chip are obtained; determining a first violation time corresponding to the establishment time violation and a second violation time corresponding to the retention time violation of each time sequence endpoint according to the clock period of the chip; determining whether a time interval between the establishment time of each time sequence endpoint and the first violation time meets a set time sequence margin or not for each time sequence path, and determining whether a time interval between the termination time after the retention time from the establishment time and the second violation time meets the set time sequence margin or not for each time sequence path; and when any one of the time sequence path and the time sequence path is not satisfied, determining the time sequence path as a time sequence risk path, generating a virtual barrier layer according to a set width, and setting the virtual barrier layer along the time sequence risk path so as to block the execution of metal filling at the position occupied by the virtual barrier layer during subsequent metal filling.

Description

technical field [0001] The invention relates to the technical field of chip design, in particular to a method for solving the deterioration of chip timing caused by metal filling. Background technique [0002] Chemical-mechanical polishing (CMP) is a step in a semiconductor process. However, in the process of wafer processing, this process step will cause a large concave area in the area without interconnecting metal lines, so that after the CMP process, the isolation layer between the metal lines and the metal lines will be uneven. This problem can cause signal delays to the chip. [0003] In order to cope with this situation, an electronic design automation (Electronic Design Automation, EDA) tool of an integrated circuit provides a function of automatic insertion and filling of Metal Fill, which is already a very common application in the back-end design of integrated circuits. [0004] However, since the Metal Fill work is completed at the end of the entire design cycl...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/398G06F30/394G06F30/392G06F30/337G06F30/3312G06F115/02
CPCG06F30/398G06F30/394G06F30/392G06F30/337G06F30/3312G06F2115/02
Inventor 赵少峰高本峰
Owner ANHUI DONGKE SEMICON CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products