Manufacturing method of gate pole structure with metal layer lateral surface part removed

A manufacturing method and metal layer technology, applied in semiconductor/solid-state device manufacturing, electrical components, semiconductor devices, etc., can solve problems such as adverse effects on electrical properties and deterioration of the overall structure

Active Publication Date: 2005-05-25
NAN YA TECH
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Although this method can improve the short circuit problem, because the parts on both sides of the gate metal layer 13 are removed, the insulating layer 15 and the barrier layer 16 will form an arc-shaped part concave to the side of the metal layer 13, thereby making the insulation between the gate electrodes When layer 17 is formed it will produce figure 1 The holes 171 shown degrade the insulation and adversely affect the electrical properties of the overall structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of gate pole structure with metal layer lateral surface part removed
  • Manufacturing method of gate pole structure with metal layer lateral surface part removed
  • Manufacturing method of gate pole structure with metal layer lateral surface part removed

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] according to Figures 2a to 2g The schematic cross-sectional views of each step of the method of the present invention are shown in further detail below.

[0027] At Figure 2a In this method, a conductive layer 22 usually made of polysilicon (Poly-Si) is formed on a substrate 21 usually made of silicon by, for example, deposition, and a metal usually made of tungsten silicide (WSi) is formed on the conductive layer 22 by, for example, deposited. layer 23 , a protective layer 24 usually made of silicon nitride (SiN) is formed on the metal layer 23 by depositing and etching predetermined gate patterns, wherein each gate pattern has exposed top and side surfaces.

[0028] Then, the top surface and the side surface of the protection layer 24 can be partially removed by, for example, wet etching to form the gate protection layer 241, such as Figure 2b As shown, the removed side surface portion is preferably less than 20%, in order to reduce the impact on the gate electri...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A method for making gate structure contains providing a silicon substrate, forming conductive layer on silicon substrate, forming metal layer on conductive layer, forming the per-patterned first protective layer on metal layer wherein every gate pattern has exposed top and side surface, removing part of side surface to form first gate assembly, transferring the pattern of first gate assembly to metal layer to form the second gate assembly, on the substrate, the exposed of first and second gate assembly forming the second protective layer, transferring the first gate assembly and pattern of second gate assembly to conductive layer to form third gate assembly. Said invention ca avoid the improper short circuit between bit line metal layer and gate metal layer without generating cavity in insulation layer between gates.

Description

【Technical field】 [0001] The present invention relates to a method for manufacturing a semiconductor memory, and more specifically, relates to a method for manufacturing a gate structure of a semiconductor memory. 【Background technique】 [0002] In the traditional semiconductor memory manufacturing process, the contact structure is often formed through the contact window, so that the relevant components can achieve the necessary electrical connection. Such as figure 1 As shown, the bit line contact structure formed by, for example, the DRAM semiconductor memory manufacturing process mainly includes: a substrate 11 usually made of silicon, a conductive layer 12 usually made of polysilicon (Poly-Si), and usually made of tungsten silicide (WSi). A metal layer 13, a protective layer 14 usually made of silicon nitride (SiN), an insulating layer 15 usually called a spacer usually made of silicon nitride, a barrier layer 16 usually made of silicon nitride, Insulating layer 17, us...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/28H01L21/8234H01L21/8239
Inventor 管式凡吴国坚
Owner NAN YA TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products