Reliability barrier integration for cu application
a technology of reliability barrier and integration, applied in the direction of superimposed coating process, semiconductor/solid-state device details, coatings, etc., can solve the problems of difficult to provide effective barrier to prevent leakage between lines, and limited high-aspect pvd technology
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
example 1
[0041] In one example, a process according to the present invention was performed on a substrate having a 0.25 μm via with about a 4:1 aspect ratio and a trench. The patterned substrate was first introduced into a CVD chamber, such as a TxZ® chamber, commercially available from Applied Materials, Inc., Santa Clara, Calif., where about 50 Å to about 100 Å of SixNy was deposited on the substrate using CVD techniques. The substrate was then moved into a Pre-clean II chamber (available from Applied Materials, Inc., located in Santa Clara, Calif.), where the substrate was subjected to an argon / hydrogen etching environment for about 20 seconds. RF / DC powers of about 300 / 300 W were used. Next, the substrate was moved into a PVD chamber where about 400 Å of TaN was deposited on the substrate in the field. Next, the substrate was introduced into a CVD chamber where about 400 Å of CVD Cu was deposited on the substrate as a wetting layer. Then, Cu was sputtered onto the substrate to complete t...
example 2
[0042] In another example, a patterned substrate with a dual damascene trench structure and a via opened to an underlying Cu wiring was first introduced into a multichamber processing apparatus having a sputter clean chamber, a CVD barrier chamber, a PVD barrier chamber, and a PVD Cu chamber. 50 Å of TiSixN was deposited on the substrate in a CVD barrier chamber at a pressure of less than 10 Torr and at a temperature of about 300° C. to about 380° C. by reacting TDMAT in a N2 / H2 environment to form a plasma. The substrate was then treated with a SiH4 soak. The deposited TiSixN conformally covered both the via and trench structure. In the next step, the substrate was moved to the sputter clean chamber, and subjected to argon / hydrogen etch to etch off the TiSixN film deposited at the bottom of the via. The etching was continued past the bottom of the via into the underlying Cu wiring to remove about 5 to 10 Å of the underlying Cu wiring. The etch process also removed the TiSixN film a...
PUM
| Property | Measurement | Unit |
|---|---|---|
| aspect ratio | aaaaa | aaaaa |
| aspect ratio | aaaaa | aaaaa |
| aspect ratio | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


