High-performance time-digital converter circuit structure

A converter circuit, time-to-digital technology, applied in time-to-digital converters, analog-to-digital converters, instruments, etc., can solve the problems of unrealistic charging current, large charging current, slow capacitance, etc., to ensure correctness and processing speed. Fast and accurate timing effect

Active Publication Date: 2007-09-26
无锡君谱半导体有限公司
View PDF0 Cites 40 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Capacitor voltage method: within the range of the part to be tested, use a current to charge the capacitor, and then discharge it after it is fully charged. The analog-to-digital converter ADC converts the voltage into a digital quantity, which can realize accurate measurement in less than one cycle; the disadvantage of this method is that a high-precision analog-to-digital converter ADC is required, and this analog-to-digital converter ADC The design itself requires a series of complex considerations; ensuring the linearity of the capacitor voltage is also a difficult point, and the charging current is also easily disturbed by external conditions
[0006] Time extension method: Similar to the above method, the difference is that at the end of the test time, a rated current much smaller than the charging current is used to discharge the capacitor until the capacitor voltage drops to the charging start voltage. During the discharge process, the counter is used to measure the multiplied time; although this scheme is greatly improved compared with the previous scheme, in order to obtain higher accuracy, the charging current is required to be many times larger than the discharging current. In order to make this ratio sufficient Large, requires a small discharge current and a large charge current
A discharge current that is too small is easily disturbed, and

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-performance time-digital converter circuit structure
  • High-performance time-digital converter circuit structure
  • High-performance time-digital converter circuit structure

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0038] As shown in Figure 1, a high-performance time-to-digital converter circuit architecture includes a delay chain loop (10) that generates low-bit data, a counter (20) that generates high-bit data, and a compensation control source (30).

[0039] As shown in Figure 2, the delay chain loop (10) consists of a delay unit loop (101), a set of comparators (102), a set of latches (103), an encoder (104) and an initialization unit ( 105) Composition.

[0040]The delay unit loop (10) is composed of n (n is a positive integer) buffers, each buffer Buffer has two positive and negative differential input terminals and two positive and negative differential output terminals, each level of buffer Buffer and The non-inverting end of the next-level buffer Buffer is connected, the positive output end of the last-level buffer Buffer is connected to the negative input end of the first-level buffer Buffer, and the negative output end is connected to the positive input end of the first-level buff...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a high performance time digital converter circuit frame, it includes time-delay chain loop which generates low bit data, counter which generates high bit data and a compensating control source; said time-delay chain loop counts the low bit and transfers to said counter in definite period, said counter accumulates the signal with definite period to be the high bit of the time digital converter; Said compensating control source compensates and controls the voltage signal of said time-delay chain loop; The precision is high; the minimum time distinguishing ratio is the one class buffer transmission delay; the speed of processing is quick, when the counting ends, data is obtained, without additional processing time; the output of flip-latch is connected with high bit counter, it guarantees the correctness of circulation and carry; the compensating control source is introduced to guarantee the consistency of system under the same temperature, voltage, craft; the requirement for every module is not high, so it is easy to realize.

Description

technical field [0001] The invention relates to a circuit architecture, in particular to a high-performance time-to-digital converter circuit architecture for converting time intervals into digital signals. Background technique [0002] The so-called TDC (Time-to-Digital Converters) is a time-to-digital converter, which is a timer that converts time intervals into digital signals. [0003] The most basic time-to-digital converter is to use a counter to count a series of digital pulses within the time range to be measured; although the existing oscillator counting can achieve stable high-speed pulses, the accompanying power consumption and noise is unacceptable. The really effective method is to use a lower timing frequency for large time measurement, and do special processing for the part of the time that is less than one cycle of this timing time to achieve accurate measurement. [0004] For this precise measurement that requires special handling, several common timing me...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03M1/12G05F3/16
CPCG04F10/005
Inventor 吴珂程剑涛孙洪军
Owner 无锡君谱半导体有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products