Adulation method for MOS transistor body area

A technology of MOS transistor and body region, which is applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., and can solve problems such as reduced carrier mobility, increased parasitic capacitance and leakage current, and leakage parasitic resistance.

Inactive Publication Date: 2008-03-26
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the continuous increase of doping concentration will lead to problems such as the decrease of carrier mobility, the deterioration of subthreshold characteristics, and the difficulty in reducing the threshol

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Adulation method for MOS transistor body area
  • Adulation method for MOS transistor body area
  • Adulation method for MOS transistor body area

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0040] Hereinafter, the best embodiment of the present invention will be described in more detail with reference to the accompanying drawings of the present invention.

[0041] (1) The substrate is a bulk silicon wafer

[0042] A specific example of the manufacturing method for preparing an integrated silicon MOS transistor is shown in FIG. 1 to FIG. 6, and includes the following steps:

[0043] 1) As shown in Figure 1, the crystal orientation of the single crystal silicon substrate used is (100). For n-type MOS transistors, body region 1 is initially lightly doped with p-type. For p-type MOS transistors, body region 1 is initially lightly doped n-type. The active area isolation layer 2 is fabricated using conventional CMOS shallow trench isolation technology. Then the gate dielectric layer 3 is grown. The gate dielectric layer 3 is silicon dioxide, and its thickness is 0.5-3 nm. The formation method of the gate dielectric can also be one of the following methods: conventional the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to view more

Abstract

This invention provides a doping method for MOS transistor region, which forms a slot at either side of a grid to inject and dope to the transistor region via the slot so as to realize that heavy doped regions at both sides of a channel region are shown as strips, which can shield the influence of the drain field to the channel and source effectively so the device has a good short channel property, since the strip heavy doped regions are at both sides of the channel, the concentration of impurity in the channel region is very low.

Description

technical field [0001] The invention relates to the technical field of semiconductor integrated circuits and its manufacture, in particular to a method for doping a body region of a MOS transistor. Background technique [0002] The main device in an integrated circuit, especially a VLSI, is a metal oxide semiconductor field effect transistor (MOSFET for short). Since the invention of the integrated circuit, its performance and function have progressed by leaps and bounds. And this progress is achieved simply by continuously shrinking the size of the device and increasing the chip area. The continuous shrinking of the device size has led to the continuous improvement of circuit performance and the continuous increase of circuit density, while the continuous expansion of chip size has prompted the continuous increase of circuit functions. Therefore, the geometric size of MOSFET has been continuously shrinking, and its characteristic size has entered the nanoscale at present....

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/336H01L21/266
Inventor 张盛东廖聪维孙雷陈文新韩汝琦
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products