Composite hard mask layer, metal-oxide-semiconductor transistor and manufacturing method thereof

A technology of oxide semiconductor and hard mask layer, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as damage to other components, damage to other components, etc., to resist wear and tear and improve yield. Effect
CN101281871BActive Publication Date: 2011-11-09UNITED MICROELECTRONICS CORP

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Patents(China)
Current Assignee / Owner
UNITED MICROELECTRONICS CORP
Publication Date
2011-11-09

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a method for preparing metal oxide semiconductor transistor by utilizing composite hard mask layer, which includes steps: providing a substrate which surface contains a dielectric layer and a multi-crystal silicon layer; forming a composite hard mask containing a middle hard mask and a side wall hard mask which covers side wall of the middle hard mask on the multi-crystal silicon layer; carrying a first etching technique: etching the multi-crystal silicon layer and the dielectric layer by using the composite hard mask as etching mask, and forming a grid structure; carrying a second etching technique: forming grooves respectively on substrate at two sides of the grid structure; carrying selectivity epitaxial growth technique: forming epitaxial layers respectively inthe grooves. The invention also discloses a composite hard mask layer and a metal oxide semiconductor transistor.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to a method for manufacturing a metal-oxide semiconductor transistor (MOS transistor) using a composite hard mask layer, especially a method for growing a metal-oxide semiconductor transistor (MOS transistor) using selective epitaxial growth (hereinafter referred to as SEG). Methods of fabricating MOS transistors. Background technique

[0002] Selective epitaxial growth (SEG) technology is mainly to form an epitaxial layer with the same lattice arrangement as the substrate on the surface of a single crystal substrate, which is used in the manufacture of many semiconductor devices, such as raised source / drain (raised source / drain) ) transistors have the advantages of good short channel characteristics and low parasitic resistance, and at the same time, through the existence of an increased epitaxial layer, it can avoid the trouble of excessive consumption of silicon substrate when forming metal silicide; while the embedded ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More