Unlock instant, AI-driven research and patent intelligence for your innovation.

High voltage N type SOI MOS transistor

A technology of oxide semiconductor and silicon-on-insulator, which is applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of reducing bonding strength, manufacturing process complexity, unfavorable device heat dissipation, etc., to increase charge density , The effect of increasing the breakdown voltage and reducing the substrate current

Inactive Publication Date: 2011-05-11
SOUTHEAST UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, it makes most of the buried oxide layer have a large thickness, which is not conducive to the heat dissipation of the device, and also reduces the bonding strength. In addition, the etching of a large number of grooves also brings the complexity of the entire manufacturing process.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High voltage N type SOI MOS transistor
  • High voltage N type SOI MOS transistor
  • High voltage N type SOI MOS transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] refer to figure 2 , a high-voltage N-type silicon-on-insulator metal oxide semiconductor tube, comprising: a semiconductor substrate 9, a buried oxide layer 8 is arranged on the semiconductor substrate 9, a P well 6 and an N-type oxide layer are arranged on the buried oxide layer 8 The doped semiconductor region 7 is provided with an N-type drain region 10 on the N-type doped semiconductor region 7, an N-type source region 12 and a P-type contact region 11 are arranged on the P well 6, and a The gate oxide layer 3 and the gate oxide layer 3 extend from the P well 6 to the N-type doped semiconductor region 7. On the surface of the P well 6, the N-type source region 12, the P-type contact region 11 and the region other than the gate oxide layer 3 and the N A field oxide layer 1 is provided on the surface of the N-type doped semiconductor region 7 other than the N-type drain region 10, and a polysilicon gate 4 is provided on the surface of the gate oxide layer 3, and the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A metal oxide semiconductor (MOS) of an N-shaped silicon-on-insulator (SOI) in high voltage comprises a semiconductor substrate. An insulating buried oxide, an N-shaped doped semiconductor area and a P well region are arranged on the semiconductor substrate, and a field oxide, a metal layer, a gate oxide, a polysilicon gate and an oxide layer are arranged on the surface of the MOS. The MOS is characterized in that a blocking oxide is arranged on a buried oxide and positioned below the gate oxide, a channel region is formed between the blocking oxide and the gate oxide, a P-shaped inversion layer is arranged in the N-shaped doped semiconductor area and positioned on the lower surface of the field oxide between an N-shaped drain region and an N-shaped source region. Thanks to such a structure, cavities sensed from an interface on which the N-shaped doped semiconductor area and the buried oxide are connected gather on the bottom of the N-shaped doped semiconductor area, thus greatly increasing the charge density on the interface, therefore, the thinner buried oxide can bear higher vertical breakdown voltage.

Description

Technical field: [0001] The present invention relates to the field of power semiconductor devices, and more specifically, relates to a structure of a silicon-on-insulator metal oxide semiconductor (SOI LDMOS) suitable for high-voltage applications. Background technique: [0002] Since the device made of silicon-on-insulator material can realize full dielectric isolation, its parasitic capacitance and leakage current are small, and the driving current is large, so it is very suitable for manufacturing power integrated circuits and devices. In order to make silicon-on-insulator devices work better, it is an important research topic to improve the breakdown voltage of silicon-on-insulator devices. As we all know, the withstand voltage of a silicon-on-insulator power device depends on the minimum of its lateral withstand voltage and vertical withstand voltage. The lateral withstand voltage of the device can be achieved by using bulk silicon junction termination technologies such...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/10H01L21/316H01L21/762
Inventor 钱钦松高怀刘侠庄华龙孙伟锋陆生礼时龙兴
Owner SOUTHEAST UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More