Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-performance superscalar elliptic curve cryptographic processor chip

An elliptic curve cryptography and superscalar technology, applied in the field of high-performance elliptic curve cryptographic processor chips, can solve problems such as low performance, low performance, and no support for finite field arithmetic operations, so as to improve processor performance and improve instruction throughput. , the effect of improving the operation speed

Active Publication Date: 2012-09-19
赛芯半导体技术(北京)有限公司
View PDF0 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, the application of elliptic curve cryptography currently faces the following problems. The first is performance: most elliptic curve cryptography is implemented using software or single-chip microcomputers. The performance of these two methods is too low to meet high-performance encryption and decryption. requirements, and there has not yet been a widely used elliptic curve cryptographic processor chip implemented in the form of an ASIC; secondly, in the realization of the elliptic curve cryptosystem, the low performance of the finite field multiplication component has always been a bottleneck, and the finite field multiplication operation The low performance of elliptic curve cryptographic chips seriously restricts the wide application of elliptic curve cryptographic chips; finally, the special elliptic curve cryptographic instruction set has not yet appeared, and both general-purpose processors and special-purpose processors do not support finite-field arithmetic operations, and there is an urgent need for a finite-field arithmetic The instruction set standard of operation, which also greatly promotes the wide application of elliptic curve public key cryptosystem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-performance superscalar elliptic curve cryptographic processor chip
  • High-performance superscalar elliptic curve cryptographic processor chip
  • High-performance superscalar elliptic curve cryptographic processor chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] 1. Elliptic Curve Cryptographic Processor Microarchitecture

[0035] The processor chip designed by the present invention adopts the dynamic instruction scheduling technology with register renaming, and supports Speculation Multi-Issue at the same time. The method adopted by the processor is to adopt the RISC standard 8-stage pipeline, including instruction prefetching (IF, Instruction Fetch), instruction decoding (ID, Instruction Decoding), instruction emission (Issue), and operand fetching (RO, Read Operands), execute instructions (EX, Execution), execution results take effect (Commit), memory read and write (MEM, Memory Access), and register write back (WB, Write Back). Figure 4The overall logic block diagram of the processor pipeline, including instruction queues, data and instruction buses (Data and Instruction Bus), multiple multipliers and adders and their reservation stations (Reservation Station), multiple finite field adders and multipliers and Its reservati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention designs a high-performance superscalar elliptic curve cryptographic processor chip shown as in the figure and relates to the technical fields of information security, encryption and decryption and chips. The chip designed by the invnetion adopts the modern processor superscalar technology,fully utilizes an instruction set to double the operational performance; a high-speed finite field multiplier greatly improves the computational efficiency, and properly solves the performance bottleneck of an elliptic curve cryptographic processor; the instruction set including the finite field arithmetic operation supported by the processor not only ensures that an elliptical curve cryptographic algorithm is more convenient to realize, but also makes necessary preparation for the future standardization; and the chip has a wide application prospect in the fields requiring information security, such as finance, communication and national defense.

Description

technical field [0001] The invention relates to the fields of information security, encryption and decryption technology, and chip technology, in particular to a high-performance elliptic curve cryptographic processor chip. Background technique [0002] As the most widely used in the world today, it is also the first real public key cryptosystem, RSA is based on the difficult problem of large number decomposition, with simple mathematical principles (mainly relying on Fermat's little theorem, and P does not Equal to the assumption of NP), the advantage of being relatively easy to realize, but its unit security strength is low, and the amount of calculation for encryption and decryption is too large. The elliptic curve public key cryptosystem, as an in-depth research issue in the academic circles in recent years, has been increasingly recognized and respected by the industry. It has high unit security strength (160-bit elliptic curve key has the same security), relatively le...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F21/00G06F21/57
Inventor 丁丹
Owner 赛芯半导体技术(北京)有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products