Microwave multi-chip packaging structure using silicon through hole and manufacture method thereof
Patent Information
- Authority / Receiving Office
- CN Β· China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- SHANGHAI INST OF MICROSYSTEM & INFORMATION TECH CHINESE ACAD OF SCI
- Publication Date
- 2012-10-10
Smart Images
Figure 1 Figure 2 Figure 3
Abstract
Description
technical field
[0001] The invention relates to the field of integrated circuits, in particular to a microwave multi-chip packaging structure utilizing through-silicon holes and a manufacturing method thereof. Background technique
[0002] In order to meet the needs of the development of very large scale integration (VLSI), a novel 3D stacked packaging technology emerged as the times require. It integrates chips of different performance and multiple technologies into a single package with the smallest size and lightest weight. It is a kind of vertical electrical conduction between chips and wafers. , the latest package interconnection technology to realize the interconnection between chips, different from the previous IC package bonding and overlay technology using bumps, the package interconnection technology uses TSV (Through Silicon Via) instead of 2D -Cu interconnection, which can maximize the density of chips stacked in the three-dimensional direction, minimize the ext...