MEMS (micro-electromechanical systems) device and vacuum encapsulation method of wafer level thereof

A device and silicon structure technology, which is applied in the field of MEMS devices and their vacuum packaging based on silicon-silicon bonding technology, can solve the problems of poor air tightness and difficult electrical interconnection of MEMS devices in wafer-level vacuum packaging, and is convenient for promotion and application. , Reduce the cost of packaging, good air tightness

Active Publication Date: 2013-01-09
EAST CHINA INST OF OPTOELECTRONICS INTEGRATEDDEVICE
8 Cites 20 Cited by

AI-Extracted Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to solve the problems of poor airtightness and difficulty in electrical interconnection of MEMS device waf...
View more

Abstract

The invention relates to an MEMS (micro-electromechanical systems) device and a vacuum encapsulation method of the wafer level thereof. The device is characterized in that wafer level vacuum encapsulation is realized by adopting a silicon-silicon direct bonding technology, a low-resistance silicon wafer is adopted in a silicon structure layer (15) bonded to a silicon substrate, and is directly etched on the silicon layer to form an electrical interconnection lead wire (5); and aluminum electrode (14) is sputtered on an electrical interconnection lead wire bonding area (4) in a lead wire through hole (13) of a silicon nut cap (12). The device has the advantages that a total silicon structure is adopted, and no residual stress exits after bonding, so that the working performance of the device can be greatly improved; low-resistance silicon is utilized as an electrode lead wire, so that damage of high temperature to a metal electrode in the silicon-silicon direct bonding process can be avoided; and the silicon-silicon direct bonding air tightness is extremely good, so that the encapsulation cost is greatly reduced. The method is high in accordance and reliability, and the process is easily implemented.

Application Domain

Precision positioning equipmentSolid-state devices +6

Technology Topic

Aluminum electrodeWork performance +10

Image

  • MEMS (micro-electromechanical systems) device and vacuum encapsulation method of wafer level thereof
  • MEMS (micro-electromechanical systems) device and vacuum encapsulation method of wafer level thereof
  • MEMS (micro-electromechanical systems) device and vacuum encapsulation method of wafer level thereof

Examples

  • Experimental program(1)

Example Embodiment

[0021] The present invention will be further described below in conjunction with the drawings.
[0022] 1. MEMS device structure:
[0023] Such as figure 1 , figure 2 As shown, the MEMS device is composed of a silicon substrate layer 10, a silicon structure layer 15 and a silicon cap layer 12.
[0024] The surface of the silicon substrate 10 is etched to form a shallow cavity 8 so that a certain distance is formed between the movable structure 6 and the substrate to avoid hindering the movement of the movable structure. The silicon cap layer 12 etches the shallow cavity 9 and the lead through hole 13, and the shallow cavity 9 corresponds to the position and shape of the shallow cavity 8 on the silicon substrate. The surface of the silicon substrate 10 and the silicon cap 12 respectively have a certain thickness of an oxide layer 7 and an oxide layer 11, which are bonded to the silicon structure layer 15 to serve as insulation. The silicon structure layer 15 is composed of a movable structure 6, an electrical interconnection lead 5, an isolation groove 2, a bonding ring 1, a bonding ring 3, and a bonding area 4. The isolation groove 2 can realize electrical insulation between the electrical interconnection leads; The ring 3 and the bonding area 4 are an integral structure. When the cap is bonded, the bonding area 4 corresponds to the lead hole 13 of the silicon cap, and a circle around the lead hole 13 is the bonding area, namely the bonding ring 3. The aluminum electrode 14 is sputtered on the surface of the bonding area 4 to form a metalized bonding point.
[0025] 2. Wafer-level vacuum packaging process of MEMS devices:
[0026] image 3 The middle pictures (a)-(i) are schematic diagrams of the main process of MEMS devices, as follows:
[0027] Figures (a)-(b) are the fabrication of a silicon substrate: a cavity pattern is made on the silicon substrate 10 by a photolithography process, then a shallow cavity 8 is formed by ICP deep silicon etching process, and finally an oxidation process An oxide layer 7 with a certain thickness is formed on the surface.
[0028] Figure (c) is the direct bonding of the silicon structure layer and the silicon substrate: the silicon structure layer 15 is a low-resistance silicon wafer, and the silicon structure layer 15 and the silicon substrate layer 10 are bonded together using silicon-silicon direct bonding technology.
[0029] Figure (d) Thinning and polishing of the silicon structure layer: Use a chemical mechanical polisher (CMP) to thin the silicon structure layer 15 to the desired thickness, and then polish the surface.
[0030] Figure (e) is the movable structure and the electrical interconnection lead etching: the pattern of the movable structure 6 and the electrical interconnection lead 5 is formed by a photolithography process, the movable structure is released by ICP deep groove etching, and the electrical interconnection lead is formed by etching at the same time 5. The bonding area 4, the bonding ring 3, the bonding ring 1, and the isolation groove 2.
[0031] Figures (f)-(h) are the production of silicon caps: a shallow cavity 9 is formed on the lower surface of the silicon cap using photolithography and KOH etching processes; the pattern of the lead hole 13 is photoetched, and the lead hole is corroded by KOH etching solution; The surface is oxidized to produce an insulating layer 11 of a certain thickness.
[0032] Figure (i) is the bonding of the silicon cap and the silicon structure layer: using the principle of double-sided alignment, the silicon cap 12 and the silicon structure layer 15 are aligned, and the vacuum silicon-silicon direct bonding technology is used to realize the silicon cap 12 and the silicon structure layer 15 bond package.
[0033] figure 2 It is the metallization of the bonding point: the aluminum electrode 14 is sputtered in the lead hole by using a shadow mask sputtering process.
[0034] Through the above process flow, the MEMS device wafer-level vacuum packaging is realized.

PUM

no PUM

Description & Claims & Application Information

We can also present the details of the Description, Claims and Application information to help users get a comprehensive understanding of the technical details of the patent, such as background art, summary of invention, brief description of drawings, description of embodiments, and other original content. On the other hand, users can also determine the specific scope of protection of the technology through the list of claims; as well as understand the changes in the life cycle of the technology with the presentation of the patent timeline. Login to view more.

Similar technology patents

Ultra-fine powder ultrasonic linear screen

Owner:广东仁开科技有限公司

Method for manufacturing air spring

ActiveCN106985407AThe installation process is simple and convenientGood air tightness
Owner:ZHUZHOU TIMES NEW MATERIALS TECH

Classification and recommendation of technical efficacy words

  • Improve work performance
  • Good air tightness

Intelligent adjusting method for temperature loads of arched concrete dam

InactiveCN105421281AReduce temperature stressImprove work performance
Owner:CHINA INST OF WATER RESOURCES & HYDROPOWER RES

H-type vertical axis wind turbine with coaxial jet flow blades

ActiveCN109083807AInhibition of flow separationImprove work performance
Owner:UNIV OF SHANGHAI FOR SCI & TECH

Smelting and updraft continuous casting process of Cu-Cr-Zr alloy

ActiveCN101618445AGood air tightness
Owner:苏州中色华人铜业有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products