Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA (Field Programmable Gata Array) based Flicker picture component generation method

A screen and component technology, applied in instruments, static indicators, etc., can solve the problems of complex logic screens that cannot be Flicker components, high hardware requirements for signal generators, and insufficient detection of LCD monitors, so as to reduce cache capacity and improve speed. , fast effect

Active Publication Date: 2014-12-10
WUHAN JINGCE ELECTRONICS GRP CO LTD
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The traditional picture signal generator uses bmp (Bitmap) image as the image source. When testing large-screen and high-resolution liquid crystal displays, the corresponding bmp image has a large amount of data, which requires high hardware requirements for the signal generator. The picture is not smooth
Under the premise of not increasing the hardware cost, FPGA (based on the hardware structure of FPGA to generate picture data such as figure 1 As shown, it includes host computer, human-computer interaction module, data analysis module, image signal generator, synchronous dynamic random access memory, synchronous dynamic random access memory controller and image output encoding module, wherein, data analysis module, image signal generator, synchronous DRAM, synchronous DRAM controller and image output encoding module are internal components of FPGA) to generate picture data, that is, logic picture to replace part of bmp image, but it is limited to produce the simplest logic picture (such as horizontal gradient image, rectangle frame image, rectangle fill image and other images with fixed styles), so there is a problem of insufficient detection of liquid crystal display
At present, it is not possible to use FPGA to generate complex logic screens such as Flicker components.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA (Field Programmable Gata Array) based Flicker picture component generation method
  • FPGA (Field Programmable Gata Array) based Flicker picture component generation method
  • FPGA (Field Programmable Gata Array) based Flicker picture component generation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0015] A kind of FPGA-based Flicker picture component generation method, it comprises the steps:

[0016] Step 1: The user determines the horizontal dots and vertical dots in the dot matrix unit of the Flicker picture in the host computer as required, and determines the vertex coordinates of the Flicker picture in the dot matrix unit of the above-mentioned Flicker picture as required. Each point is filled with the corresponding color;

[0017] Step 2: the host computer presses the horizontal dots and the vertical dots of the above-mentioned Flicker screen dot matrix unit, the vertex coordinates of the Flicker picture, the color value corresponding to each point in the Flicker picture dot matrix unit, and the resolution of the liquid crystal module according to a predetermined data structure (here The data structure is formulated by the FPGA eng...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA (Field Programmable Gata Array) based Flicker picture component generation method. The FPGA based Flicker picture component generation method comprises 1, confirming horizontal perpendicular points of a Flicker picture lattice in a host computer, confirming picture vertex coordinates and coloring the points; 2, enabling the host computer to transmit the points, the vertex coordinates, color of the points and the module resolution to a data analysis module to be analyzed; 3, enabling the data analysis module to transmit analyzed data to an image signal generator; 4, writing color into a RAM (Random Access Memory) of the image signal generator with the number of pixel points of the picture lattice being served as an address; 5, scanning areas which are corresponding to pictures inside the image signal generator and calculating the every pixel point address being mapped in the picture lattice inside the scanning area; 6, reading color values of the pixel points of the picture lattice and coloring the pixel points with the pixel point addresses mapping in the lattice to be RAM reading addresses. The FPGA based Flicker picture component generation method can generate complex logic pictures such as the Flick picture by utilizing the FPGA.

Description

technical field [0001] The present invention relates to the technical field of liquid crystal module testing, in particular to a method for generating Flicker (flicker) picture components based on FPGA (Field-Programmable Gate Array, ie Field Programmable Gate Array). Background technique [0002] With the increasing popularity of home theaters, large-screen, high-resolution liquid crystal displays have gradually become the mainstream. In the production process of liquid crystal displays, they need to be detected by picture signal generators. [0003] The traditional picture signal generator uses bmp (Bitmap) image as the image source. When testing large-screen and high-resolution liquid crystal displays, the corresponding bmp image has a large amount of data, which requires high hardware requirements for the signal generator. The picture is not smooth. Under the premise of not increasing the hardware cost, FPGA (based on the hardware structure of FPGA to generate picture d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G09G3/00G09G3/36
Inventor 彭骞余胜辉欧昌东邓标华陈凯沈亚非
Owner WUHAN JINGCE ELECTRONICS GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products