Method for eliminating alloy surface bulge on junction area of top metal layer
Patent Information
- Authority / Receiving Office
- CN Β· China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- CSMC TECH FAB2 CO LTD
- Publication Date
- 2014-12-31
Smart Images
Figure 1 Figure 2 Figure 3
Abstract
Description
technical field
[0001] The invention relates to the field of chip manufacturing, in particular to a method for eliminating the bulge on the alloy surface of the bonding area of ββthe top metal layer. Background technique
[0002] In the final stage of the existing chip manufacturing process, when the topmost metal interconnection layer (aluminum-copper) of the semiconductor device is made, then the passivation layer is deposited and etched on the topmost metal interconnection layer. After the etching of the chemical layer, the bulk of the topmost metal interconnection layer is exposed as a bonding area, which provides metal contacts for subsequent packaging and testing, thereby realizing the input and output of voltage and current. see Figure 1(a) and Figure 1(b) , which are schematic diagrams of the planar and cross-sectional structures of the bonding region of the topmost metal interconnection layer under an electron microscope, respectively, in the prior art. Such as ...