Method for eliminating alloy surface bulge on junction area of top metal layer

A technology of top metal layer and bonding area, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problem of affecting the contact and bonding of wires and bonding areas, affecting yield and chip electrical performance, increasing production costs, etc. problems, to achieve the effect of maintaining yield and electrical properties, reducing production costs, and improving adhesion
CN104253085AActive Publication Date: 2014-12-31CSMC TECH FAB2 CO LTD

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Applications(China)
Current Assignee / Owner
CSMC TECH FAB2 CO LTD
Publication Date
2014-12-31

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a method for eliminating alloy surface bulge on a junction area of a top metal layer. The method includes the steps of forming a semiconductor device on a substrate and forming metal interconnect layers on the semiconductor device; depositing at least one passivation layer on the topmost one of the metal interconnect layers, as a protective layer; annealing and alloying the topmost one of the metal interconnect layers under protection of the passivation layer; etching the passivation layer to exposure the junction area of the topmost one of the metal interconnect layer. Compared with the prior art, the method has the advantages that the topmost one of the metal interconnect layers is annealed and alloyed under protection of the passivation layer, wires and the junction area can be bonded together better, stable yield and stable electrical property can be maintained, and production cost can also be reduced.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of chip manufacturing, in particular to a method for eliminating the bulge on the alloy surface of the bonding area of ​​the top metal layer. Background technique

[0002] In the final stage of the existing chip manufacturing process, when the topmost metal interconnection layer (aluminum-copper) of the semiconductor device is made, then the passivation layer is deposited and etched on the topmost metal interconnection layer. After the etching of the chemical layer, the bulk of the topmost metal interconnection layer is exposed as a bonding area, which provides metal contacts for subsequent packaging and testing, thereby realizing the input and output of voltage and current. see Figure 1(a) and Figure 1(b) , which are schematic diagrams of the planar and cross-sectional structures of the bonding region of the topmost metal interconnection layer under an electron microscope, respectively, in the prior art. Such as ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More