Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Robust Single-turn Dual Low-Noise Amplifier with Highly Balanced Differential Output Gain-Phase

A low-noise amplifier and differential output technology, applied in the direction of low-noise amplifiers, differential amplifiers, DC-coupled DC amplifiers, etc., can solve the problem of affecting the balance of the output differential signal, the absence of a high-impedance tail current source, and the balance of the output differential signal Poor problems, achieve good common-mode interference performance, improve common-mode rejection ability, and improve balance

Active Publication Date: 2017-10-17
CHENGDU CORPRO TECH CO LTD
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The single-rotation dual low-noise amplifier has the following problems: (1) Same as the above-mentioned Chinese patent, the two symmetrical load impedances ZL have no mutual coupling, and the output terminals RF(out+), RF(out-) output the balance of the differential signal Poor; (2) No high-impedance tail current source is set, so the common-mode signal cannot be suppressed, which further affects the balance of the differential signal output by the output terminals RF(out+) and RF(out-)
[0006] In addition, the existing single-ended to differential low noise is very sensitive to changes in PVT and operating frequency points, and some of them are also sensitive to common mode interference and dielectric floor noise

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Robust Single-turn Dual Low-Noise Amplifier with Highly Balanced Differential Output Gain-Phase
  • A Robust Single-turn Dual Low-Noise Amplifier with Highly Balanced Differential Output Gain-Phase
  • A Robust Single-turn Dual Low-Noise Amplifier with Highly Balanced Differential Output Gain-Phase

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The technical solution of the present invention will be further described in detail below in conjunction with the accompanying drawings, but the protection scope of the present invention is not limited to the following description.

[0035] A highly balanced and robust differential output gain phase dual low-noise amplifier, which includes a common-source, common-emitter input amplifier transistor pair: the first transistor, the fourth transistor; common-gate, common-base amplifier transistor pair: the second transistor, a third transistor; a tail current source transistor and an output load circuit with a tightly coupled differential inductor.

[0036] The first transistor, the second transistor, the third transistor, the fourth transistor, and the tail current source transistor may all be field effect transistors, or all may be bipolar transistors.

[0037] like image 3 As shown, when the first transistor, the second transistor, the third transistor, the fourth tran...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a single-converted-to-double low noise amplifier with a highly balanced and stabilized differential output gain phase. The amplifier comprises a common source or common emitter input amplifying transistor pair which comprises a first transistor and a fourth transistor, a common gate or common base amplifying transistor pair which comprises a second transistor and a third transistor, a tail current source pipe and output load circuits with tight coupling differential inductors; a fourth inductor L4 and a fifth inductor L5 are tight coupling differential inductors; C1 and C2 are differential capacitors with the same capacitance values; L0 and L1 also are tight coupling differential inductors. For the amplifier disclosed by the invention, since output loads adopt the tight coupling differential inductors L4 and L5 and the differential capacitors C1 and C2 for resonance, the balance and the stability of the differential output gain phase are improved, and the high-impedance tail current source pipe M5 can well restrain a common mode signal. The amplifier disclosed by the invention has excellent robustness when the PVT (Pressure Volume Temperature) and a working frequency point are changed, and at the same time, the amplifier has an excellent anti-interference capacity for the medium base noise.

Description

technical field [0001] The invention relates to a highly balanced and robust single-turn double low-noise amplifier with differential output gain and phase. Background technique [0002] In GNSS such as Beidou, GPS, Galileo, GLONASS and other satellite navigation systems receiving system-on-chip SoC, analog radio frequency circuit modules are easily interfered by digital modules. Since the full differential structure suppresses common-mode interference and noise very well, so the full differential structure It is widely used in silicon-based RF analog integrated circuit chips. However, since the signal from the antenna to the receiving system is usually a single-ended unbalanced signal, a low-noise amplifier at the front end of the receiver is required to convert the single-ended unbalanced signal into two differential signals with opposite phases and the same amplitude. [0003] One of the most direct ways to achieve single-ended to differential conversion is to add an off...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03F3/45H03F1/26
CPCH03F1/26H03F3/45636H03F2200/294H03F2200/372H03F2203/45062H03F2203/45306H03F3/26
Inventor 周军
Owner CHENGDU CORPRO TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products