Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Izhikevich neural network synchronous discharging simulation platform based on FPGA

A neuron network and simulation platform technology, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve the difficulty of FPGA simulation analysis, poor network connection flexibility, and no synchronous simulation FPGA experiment platform for neuron network, etc. problems, to achieve the effect of improving operability, improving flexibility, and portable hardware experiment platform

Inactive Publication Date: 2015-05-13
TIANJIN UNIV
View PDF2 Cites 37 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The existing technology is still in the basic stage, so there are still the following disadvantages: there is no dedicated FPGA experiment platform for synchronous simulation of neuron networks; the hardware simulation neuron network model implemented by FPGA is small in scale, invariable in scale, and poor in network connection flexibility; The human-machine interface is not yet perfect, and real-time control operation and data analysis cannot be performed, so it is difficult to analyze the dynamic characteristics of the neural network with FPGA

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Izhikevich neural network synchronous discharging simulation platform based on FPGA
  • Izhikevich neural network synchronous discharging simulation platform based on FPGA
  • Izhikevich neural network synchronous discharging simulation platform based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] The structure of the FPGA-based Izhikevich neuron network synchronous discharge simulation platform of the present invention will be described below in conjunction with the accompanying drawings.

[0021] The design idea of ​​the FPGA-based Izhikevich neuron network synchronous discharge simulation platform of the present invention is to first build a parallel computing neuron network model on the FPGA chip; then design the off-chip memory of different storage spaces independently of the neuron network model on the FPGA , for the storage and transfer of intermediate data of neuron network information of different scales; the Ethernet communication module is used for data transmission between the upper computer and the lower computer, and performs corresponding control operations on data transmission and selection according to the instructions input from the upper computer software interface; finally Design the software interface of the host computer. The software interfa...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an Izhikevich neural network synchronous discharging simulation platform based on an FPGA. The simulation platform comprises an FPGA neural network computing processor and an upper computer which are connected with each other. The FPGA neural network computing processor comprises an FPGA chip, an off-chip memorizer array and an Ethernet communication module, wherein the FPGA chip receives an upper computer control signal output by the off-chip memorizer array, and receives a presynaptic membrane potential signal output by the off-chip memorizer array. The upper computer is in communication with the FPGA chip and the off-chip memorizer array through a VB programming realization man-machine operating interface and the Ethernet communication module, and a neural network model is established on the FPGA chip through Verilog HDL language programming. The Izhikevich neural network synchronous discharging simulation platform has the advantages that the hardware modeling of the phenotype and physiological type neural network model is achieved through an animal-free experiment serving as a biological neural network on the basis of an FPGA neural network experiment platform conducting computation at a high speed, and the consistency with true biological nerve cells on the time scale can be achieved.

Description

technical field [0001] The invention relates to biomedical engineering technology, in particular to an FPGA-based Izhikevich neuron network synchronous discharge simulation platform. Background technique [0002] There are about 100 billion neurons in the brain, and each neuron communicates with other 100 billion neurons through synapses. Neurons form a variety of functionally specific neural circuits, through various neurotransmitters and their receptors. The body transmits information and produces advanced functions of the brain. The processing of neural information by the brain is completed through the cooperation of neurons in different brain regions, and synchronization, as a typical manifestation of the discharge activity of neuron clusters, is an important mechanism of neural information processing. Synchronous activity between neurons plays a key role in the transmission and processing of neural information in different brain regions, which can integrate and coordin...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F19/12
Inventor 于海涛杨双鸣王江郭欣萌邓斌魏熙乐李会艳李树楠
Owner TIANJIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products