Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Hybrid PIN Schottky diode and preparation method thereof

A technology of Schottky diode and conductivity type, which is applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc. It can solve the problems of high process complexity and difficulty in obtaining electrical indicators for GaNMPS devices, so as to avoid the degradation of device performance , reduce the probability of impact ionization and avalanche breakdown, and avoid the effect of device reliability

Inactive Publication Date: 2016-07-27
FUDAN UNIV +1
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the large dislocation density between silicon and GaN and the high process complexity required to prepare a thin GaN drift region on a silicon substrate, it is difficult to obtain good electrical performance for GaNMPS devices prepared by this method. index

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hybrid PIN Schottky diode and preparation method thereof
  • Hybrid PIN Schottky diode and preparation method thereof
  • Hybrid PIN Schottky diode and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] In order to make the purpose, technical solutions and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. It should be understood that the specific The examples are only used to explain the present invention, not to limit the present invention. The described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0043] An embodiment of the hybrid PIN Schottky diode involved in the present invention will be described below with reference to the accompanying drawings. like Figure 9 As shown, the hybrid PIN Schottky diode includes: a GaN substrate...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
depthaaaaaaaaaa
Login to View More

Abstract

The invention belongs to the technical field of semiconductor devices, and in particular relates to a hybrid PIN Schottky diode and a preparation method thereof. The hybrid PIN Schottky diode disclosed by the invention comprises a GaN substrate, a GaN epitaxial layer, a rectangular-ambulatory-plane GaN structure array, a double-edge terminal structure and a first metal structure, wherein the GaN epitaxial layer is formed on the GaN substrate; the rectangular-ambulatory-plane GaN structure array comprises a plurality of rectangular-ambulatory-plane GaN structures adjacent to each other and is formed on the GaN epitaxial layer; each rectangular-ambulatory-plane GaN structure comprises a GaN peripheral region and a GaN central region; the double-edge terminal structure is positioned on the periphery of the rectangular-ambulatory-plane GaN structure array and comprises a whole edge terminal compensation layer and a partial edge terminal compensation layer, wherein the whole edge terminal compensation layer is positioned on the partial edge terminal compensation layer; and the first metal structure is positioned on the rectangular-ambulatory-plane GaN structure array and is in Schottky contact with the GaN peripheral region. The relatively high reverse breakdown voltage can be obtained in the event that the area of a chip cannot be lost; simultaneously, the problem that the device performance is degraded due to the dislocation problem can be avoided; and thus, the hybrid PIN Schottky diode and the preparation method thereof disclosed by the invention can be well applied in the field of power electronics.

Description

technical field [0001] The invention belongs to the technical field of semiconductor devices, and in particular relates to a mixed PIN Schottky diode and a preparation method thereof. Background technique [0002] With the rapid development of information technology, high-power electronic devices such as power switches and power rectifiers have been widely used in various fields of national economy. As a substitute for traditional silicon-based power devices, power devices based on the third-generation wide-bandgap semiconductor GaN materials have attracted much attention because of their excellent material properties and device structure. GaN materials have a large bandgap and electron mobility. Good thermal stability and chemical stability, so it has a wide application prospect in the field of high power and high frequency, and has attracted attention and research. Today, breakthroughs have been made in GaN-based high electron mobility transistors, but the research on GaN...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/872H01L21/338
CPCH01L29/66143H01L29/872
Inventor 陈琳戴亚伟张宇李起鸣孙清清张卫
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products