Design of OTP (one time programmable) memory with reading threshold affected by parasitic capacitor
A parasitic capacitance and memory technology, applied in the field of OTP memory circuits, can solve problems such as the influence of readout threshold
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0017] The present invention will be described in detail below in conjunction with the accompanying drawings and examples.
[0018] Such as figure 1 As shown, the readout system includes address PAD input, address detection, pulse extension, sense amplifier, first-stage DICE latch, second-stage DICE latch, bidirectional data port, and data PAD output. Among them, the sense amplifier is the core of the whole readout circuit, and the simple schematic diagram of the sense amplifier is as follows figure 2 As shown, P1 is a pre-charge tube, which charges the bit line when it is turned on. During this time, the discharge tube N1 is turned off, and the bit line is discharged through the selected memory cell. The P1 tube initially works in the saturation region. INV is a key inverter, and its flipping threshold is a key factor to ensure correct reading. BL is a bit line, and there are 256 loads hanging on the bit line in the present invention, including a selected storage unit to b...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


