Preparation method and structure of three-dimensional memory

A memory, three-dimensional technology, applied in the direction of electric solid devices, semiconductor devices, electrical components, etc., can solve the problems such as the increase of electrode resistance of the metal gate 17 and the thickness loss of the tungsten metal gate 17, and achieve the effect of increasing the thickness

Inactive Publication Date: 2018-02-16
YANGTZE MEMORY TECH CO LTD
View PDF4 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Wherein the real effective area of ​​Al2O3 is the position in contact with ONOP, so there are the following two problems in the prior art: as figure 2 A basic unit of the storage particle shown, it is found that when the dummy gate thickness of the storage unit prepared by the ONOP process is constant, the thickness of the tungsten metal grid 17 has a certain los

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Preparation method and structure of three-dimensional memory
  • Preparation method and structure of three-dimensional memory
  • Preparation method and structure of three-dimensional memory

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0039] Example one

[0040] reference Figure 10-14 As shown, the first embodiment of the present invention proposes a method for preparing a three-dimensional memory, which is characterized by including the following steps:

[0041] Such as Picture 10 As shown, a substrate 20 is provided, and an array storage area 21 and a peripheral circuit area 22 of a three-dimensional memory are formed on the substrate 20;

[0042] The display storage area 21 includes a multilayer stack structure in which silicon oxide layers 23 and silicon nitride layers 24 are alternately formed on the substrate 20; the number of layers of the stack structure is greater than or equal to 48 layers, preferably 48 layers and 64 layers , 80 layers, 96 layers, 112 layers or 128 layers.

[0043] Forming a multi-layer stacked structure into a storage core area 25 and a step area 26;

[0044] Such as Picture 10 As shown, a plurality of through holes 27 are formed in the storage core area 25;

[0045] Such as Picture 1...

Example Embodiment

[0050] Example two

[0051] The second embodiment of the present invention proposes a method for preparing a three-dimensional memory, which is characterized by including the following steps:

[0052] Such as Picture 10 As shown, a substrate 20 is provided, and an array storage area 21 and a peripheral circuit area 22 of a three-dimensional memory are formed on the substrate 20;

[0053] The display storage area 21 includes a multilayer stack structure in which silicon oxide layers 23 and silicon nitride layers 24 are alternately formed on the substrate 20;

[0054] A multi-layer stack structure is formed into a storage core region 25 and a step region 26; a step region 26 is formed on at least one side of the multi-layer stack structure by a photolithography process so that a portion of the upper surface of each silicon nitride layer 24 is exposed to Step area 26;

[0055] Such as Picture 10 As shown, an insulating layer 36 with a flat surface is formed on the substrate 20 to cover ...

Example Embodiment

[0061] Example three

[0062] The third embodiment of the present invention proposes a method for preparing a three-dimensional memory. In this embodiment, different parts from the above embodiments will be described, and the same parts will not be repeated.

[0063] The forming of the contact hole 34 electrically connected to the peripheral circuit area 22 includes patterning, etching, and metal filling the insulating layer 36 on the peripheral circuit area 22 to form an electrical connection with the peripheral circuit area 22 A plurality of first contact holes 34.

[0064] The forming of the contact hole 35 electrically connected to the metal gate 33 includes patterning, etching, and metal filling the insulating layer 26 on the array storage area 21 to form each metal of the array storage area 21 The gate 33 is electrically connected to a plurality of second contact holes 35.

[0065] The metal material used for the metal filling is tungsten.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a preparation method and a structure of a three-dimensional memory. An ONOP process is changed into an AONOP process; equivalently, after a conductive channel in an array storage region is etched, aluminum oxide, silicon dioxide, silicon nitride, silicon dioxide and a polysilicon stacked layer are prepared through an atomic layer deposition mode separately; therefore, afterthe pseudo gate is removed by a wet process, atomic layer deposition of aluminum oxide is not needed; and consequently, the tungsten metal gate thickness in the three-dimensional memory is increased,the metal gate resistance is lowered, and the selection ratio difficulty of tungsten contact hole etching in a stage region is lowered.

Description

technical field [0001] The invention relates to the field of semiconductor devices and their manufacture, in particular to a preparation method and structure of a three-dimensional memory. Background technique [0002] With the continuous improvement of market demand for memory capacity, the number of memory cells that can be provided per unit area by traditional memory based on planar or two-dimensional structures is approaching the limit, which cannot further meet the market demand for larger capacity memory. Just like several bungalows built on a limited plane, these bungalows are neatly arranged, but as the demand continues to increase, the number of bungalows continues to blow out, but in the end this limited plane can only accommodate a certain number of bungalows. Cannot continue to increase. Planar memory is approaching its practical expansion limit, which brings severe challenges to the semiconductor memory industry. [0003] In order to solve the above difficulti...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L27/11521H01L27/11551H01L27/11524
CPCH10B41/35H10B41/20H10B41/30
Inventor 宋豪杰徐强李广济邵明夏志良霍宗亮
Owner YANGTZE MEMORY TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap