Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A kind of bcd semiconductor device and its manufacturing method

A semiconductor and device technology, applied in the field of BCD devices and its manufacturing, can solve the problems of rising on-resistance and limiting applications, etc.

Active Publication Date: 2020-10-27
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In a general power integrated chip, a high-voltage LDMOS device (Lateral Double-diffused MOSFET) is used as the output stage, but under a simple one-dimensional analysis, the specific on-resistance (Specificon-resistance, R on,sp ) and device breakdown voltage (Breakdown Voltage, BV) exist R on,sp ∝BV 2.3~2.6 The relationship between the device makes the on-resistance rise sharply when the device is applied at high voltage, which limits the application of lateral high-voltage DMOS devices in high-voltage power integrated circuits, especially in circuits that require low conduction loss and small chip area

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A kind of bcd semiconductor device and its manufacturing method
  • A kind of bcd semiconductor device and its manufacturing method
  • A kind of bcd semiconductor device and its manufacturing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0081] Such as figure 1 As shown, a BCD semiconductor device includes a first high-voltage nLIGBT device 1, a second high-voltage nLIGBT device 2, a first high-voltage nLDMOS device 3, a second high-voltage nLDMOS device 4, and a third high-voltage nLDMOS device 5 integrated on the same chip , the first high voltage pLDMOS device 6, the low voltage NMOS device 7, the low voltage PMOS device 8, the PNP device 9 and the diode device 10, the first high voltage nLIGBT device 1, the second high voltage nLIGBT device 2 and the first high voltage nLDMOS device 3, the first high voltage nLIGBT device 3, the first The second high-voltage nLDMOS device 4, the third high-voltage nLDMOS device 5, and the first high-voltage pLDMOS device 6 all adopt dielectric isolation to realize complete isolation of high-voltage and low-voltage devices. The first high-voltage nLIGBT device 1, the second high-voltage nLIGBT device 2, and the first high-voltage nLDMOS device 3. The second high-voltage nLD...

Embodiment 2

[0112] Such as figure 2 As shown, the difference between the BCD semiconductor device of this embodiment and Embodiment 1 lies in: the first high-voltage nLIGBT device 1, the second high-voltage nLIGBT device 2, the first high-voltage nLDMOS device 3, the second high-voltage nLDMOS device 4, and the first high-voltage nLDMOS device 4. Three high-voltage nLDMOS devices 5, the first high-voltage pLDMOS device 6, the buried layer 205 of the second conductivity type above the dielectric 301 is replaced with the first conductivity type withstand voltage structure 106, the first conductivity type withstand voltage structure 106 and the side wall of the dielectric groove 302 The implanted regions 105 of the first conductivity type are connected to each other.

Embodiment 3

[0114] Such as image 3 As shown, the difference between the BCD semiconductor device of this embodiment and Embodiment 1 lies in: the first high-voltage nLIGBT device 1, the second high-voltage nLIGBT device 2, the first high-voltage nLDMOS device 3, the second high-voltage nLDMOS device 4, and the first high-voltage nLDMOS device 4. For the three high-voltage nLDMOS devices 5 and the first high-voltage pLDMOS device 6 , the left and right side walls of the dielectric trench 302 have the implanted regions 105 of the first conductivity type replaced with dielectric field-enhancing structures 208 of the second conductivity type.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a BCD semiconductor device and a manufacturing method thereof, comprising a first high-voltage nLIGBT device, a second high-voltage nLIGBT device, a first high-voltage nLDMOS device, a second high-voltage nLDMOS device, a third high-voltage nLDMOS device, The first high-voltage pLDMOS device, low-voltage NMOS device, low-voltage PMOS device, PNP device and diode device, high-voltage nLIGBT device, high-voltage nLDMOS device, and high-voltage pLDMOS device all adopt dielectric isolation to realize complete isolation of high-voltage and low-voltage devices. The invention is implemented on a substrate Monolithic integration of nLIGBT, nLDMOS, low-voltage NMOS, low-voltage PMOS and low-voltage NPN, the isolation area composed of dielectric, second conductivity type buried layer, dielectric groove and first conductivity type injection region realizes high and low voltage full dielectric isolation on the integrated chip , to avoid the high-voltage and low-voltage crosstalk problem, the multi-channel design is adopted in the six types of high-voltage tubes, which can effectively increase the current output capacity of the high-voltage tubes.

Description

technical field [0001] The invention belongs to the technical field of semiconductor power devices, and relates to a BCD (Bipolar CMOS DMOS) device and a manufacturing method thereof. Background technique [0002] High-voltage power integrated circuits often use the high analog precision of Bipolar transistors, the high integration of CMOS, and the high power or voltage characteristics of DMOS (Double-diffused MOSFET) to integrate Bipolar analog circuits, CMOS logic circuits, CMOS analog circuits and DMOS high-voltage power devices. Monolithically integrated together (referred to as BCD process). Lateral high-voltage devices are widely used in high-voltage power integrated circuits because the drain, gate, and source are all on the chip surface, and are easy to integrate with low-voltage signal circuits through internal connections. In a general power integrated chip, a high-voltage LDMOS device (Lateral Double-diffused MOSFET) is used as the output stage, but under a simpl...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/06H01L21/8249H01L27/02
CPCH01L21/8249H01L27/0274H01L27/0635H01L21/26533H01L21/76264H01L21/822H01L21/823878H01L27/0623H01L27/0629H01L27/0883H01L27/0922H01L27/1207H01L29/083H01L29/0856H01L29/0878H01L29/1083H01L29/42368H01L29/66325H01L29/66659H01L29/66681H01L29/735H01L29/7393H01L29/7824H01L29/7835H01L21/31155H01L21/324H01L21/76831H01L29/0649H01L29/0696H01L29/0808H01L29/0821H01L29/086H01L29/7818
Inventor 乔明赖春兰何林蓉叶力张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products