Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Device and method for access control of multiple asynchronous interfaces inside a storage body

An asynchronous interface, access control technology, applied in the direction of instruments, electrical digital data processing, etc., to achieve the effect of reducing the number of control signals, precise and efficient control, flexible and efficient control

Active Publication Date: 2022-04-26
XIAN MICROELECTRONICS TECH INST
View PDF12 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the currently implemented asynchronous interface access control technology reflects corresponding disadvantages at different levels, and after searching relevant literature, there is no good solution to this problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Device and method for access control of multiple asynchronous interfaces inside a storage body
  • Device and method for access control of multiple asynchronous interfaces inside a storage body
  • Device and method for access control of multiple asynchronous interfaces inside a storage body

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0065] In this embodiment, the interfaces used are two asynchronous interfaces with different functions and timings. The first interface 1 is an interface without a control clock, and the second interface 2 is an interface with a control clock. The first interface 1 includes an address signal ADDR, a data signal DATA, a read / write signal WE / OE, a chip select signal CE and a byte select signal BSEL. The second interface 2 includes an address data signal PA / PB, an address comparison signal XADDR, a write signal RW_CC, a chip select signal ACS, an interface clock signal ECLK, and a byte select signal LSTRB. The port self-sampling unit 3 mainly implements the sampling of the signals of the first interface 1 and the second interface 2. For the first interface 1, the result of "OR" logic is performed on the two control signals of itself to sample other signals, and the second interface 2 passes The self-sampling signal ECLK realizes the sampling of other asynchronous signals. The s...

Embodiment 2

[0075] The invention has been successfully applied in a vehicle-mounted FlexRay control chip compatible with the FlexRay2.1A protocol, and realizes the access control of the 3-way asynchronous interface to the register of the on-chip 2KB addressing space and the 6KB memory. It effectively avoids access conflicts of multiple interfaces and realizes fast and reliable access to on-chip storage space. The FlexRay control chip has completed the loading test, and its functional performance meets the requirements for use.

[0076] In addition, the circuit design of a certain high-performance FlexRay type MCU also adopts the structure of the present invention. It also uses 3 asynchronous interfaces with different functions to access registers in the on-chip 2KB address space and 8KB capacity Memory. Through the design structure of the invention, the problem of extremely strict access timing of one of the interfaces is realized, the design flexibility is improved, and the design compl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multiple asynchronous interface access control device and method inside a storage body, comprising a port self-sampling unit, a synchronous processing unit, a logic control unit and a data control unit; one end of the port self-sampling unit is connected to the multi-asynchronous interface, and the other end is sequentially Connect the synchronous processing unit, logic control unit, memory bank and data control unit, the data control unit is connected with multiple asynchronous interfaces; the logic control unit includes a decoding conversion logic unit and an interface selection unit, and the input terminal and interface selection of the decoding conversion logic unit The first input terminals of the units are all connected to the synchronous processing unit, the output terminals of the decoding conversion logic unit are connected to the second input terminals of the interface selection unit, and the output terminals of the interface selection unit are connected to the storage bank. It can realize precise and efficient control of asynchronous interfaces with multiple functions and different timings, and improve the scalability and versatility of the system. At the same time, the invention has simple structure, flexible and high-efficiency control, and is easy to transplant and expand.

Description

technical field [0001] The invention belongs to the field of integrated circuit design, and relates to an access control device and method for multiple asynchronous interfaces inside a storage body. Background technique [0002] Today, with the improvement of chip operating frequency, high-performance SoC / ASIC chips require high-efficiency and high-reliability access to the on-chip storage system, which also puts forward higher design requirements for the access control of the on-chip interface. Usually, on-chip access interfaces are roughly divided into two types: synchronous and asynchronous. The synchronous interface needs to be controlled under a globally unified clock, and the precise control of the clock must be strictly observed, and the access speed is completely determined by the characteristics of the clock. The asynchronous interface is different from the synchronous interface. It does not need a specific clock control. The access speed is determined by the chara...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/16
CPCG06F13/1689G06F13/1668
Inventor 李磊张斌楚亚楠张春妹
Owner XIAN MICROELECTRONICS TECH INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com