Unlock instant, AI-driven research and patent intelligence for your innovation.

Manufacturing method of trench MOSFET

A fabrication method and trench technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of smaller MOSFET breakdown voltage, smaller epitaxial layer resistivity, and increased chip cost, and improve reliability. performance, high breakdown voltage, and low processing cost

Inactive Publication Date: 2020-12-08
深圳市芯电元科技有限公司
View PDF7 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] Disadvantages of the prior art: the process flow includes at least three high-temperature treatment processes (high-temperature oxidation to form a gate oxide layer, high-temperature annealing to form a body region, and high-temperature annealing to form a source), during these high-temperature treatment processes, the dopant in the substrate Impurities diffuse into the epitaxial layer because their doping concentration is higher than that of the epitaxial layer, resulting in a decrease in the resistivity of the epitaxial layer, and consequently a decrease in the breakdown voltage of the MOSFET. In this case, in order to achieve the goal Breakdown voltage, the initial resistivity or (and) initial thickness of the epitaxial layer needs to be increased to offset the influence of the diffusion of dopant substances in the substrate into the epitaxial layer, which leads to an increase in the on-resistance per unit area of ​​the chip Larger, so a larger chip area is required to achieve the target on-resistance, and the chip cost increases

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method of trench MOSFET
  • Manufacturing method of trench MOSFET
  • Manufacturing method of trench MOSFET

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0043] see Figure 2 to Figure 9 , the present invention provides a technical solution: a method for manufacturing a trench MOSFET, taking an N-type trench MOSFET as an example, comprising the following steps:

[0044] Step 1: growing an N-type epitaxial layer 2 on the upper surface of the N-type substrate 1;

[0045] Step 2: forming a trench 4 in the N-type epitaxial layer 2;

[0046] Step 3: using a high temperature oxidation process to grow a gate oxide layer 5 on the surface of the trench 4, and then deposit polysilicon 6;

[0047] Step 4: remove the polysilicon 6 outside the trench 4, then implant boron atoms 11 into the surface layer of the N-type epitaxial layer 2, and implant arsenic atoms or (and) into the surface layer of the epitaxial layer 2 in the preset region Antimony atom 12;

[0048] Step 5: high temperature annealing to form P-type diffusion region 8 and N-type diffusion region 9 , and N-type diffusion region 9 is located in the surface layer of P-type dif...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a manufacturing method of a trench MOSFET. The manufacturing method comprises the following steps: growing an epitaxial layer on the upper surface of a substrate; forming a trench in the epitaxial layer; growing a gate oxide layer on the surface of the trench by adopting a high-temperature oxidation process method, and then depositing polycrystalline silicon; removing the polycrystalline silicon outside the groove, then injecting boron atoms into the surface layer of the epitaxial layer, and injecting arsenic atoms or(and)antimony atoms into the surface layer of the epitaxial layer in a preset area; performing high-temperature annealing to form a P-type diffusion area and an N-type diffusion area, wherein the N-type diffusion area is located in the surface layer ofthe P-type diffusion area; the manufacturing method has the beneficial effects that a high-temperature treatment process is reduced, so that diffusion of doped substances in the substrate into the epitaxial layer in the high-temperature treatment process is reduced, and therefore, breakdown voltage higher than that in the prior art can be obtained, or smaller on-resistance per unit area can be obtained under the condition of realizing the same breakdown voltage.

Description

technical field [0001] The invention belongs to the technical field of semiconductor device manufacturing, and in particular relates to a method for manufacturing a trench MOSFET. Background technique [0002] The MOSFET chip is a discrete device, which belongs to the category of semiconductor power devices, and belongs to the field of semiconductor chips with integrated circuits. The most critical index parameters of MOSFETs include breakdown voltage (especially drain-source breakdown voltage), on-resistance and threshold voltage ( It is also called turn-on voltage in spoken language), usually, the larger the breakdown voltage, the better, and the smaller the on-resistance, the better. In order to achieve its nominal breakdown voltage, the internal structure of the MOSFET chip uses an epitaxial layer with a specific resistivity and a specific thickness to bear the pressure. Usually, the higher the breakdown voltage required to achieve, the resistivity of the epitaxial layer...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L21/28H01L29/06H01L29/08H01L29/423
CPCH01L29/66666H01L21/28035H01L21/28211H01L29/0607H01L29/0847H01L29/4236
Inventor 潘光燃胡瞳腾
Owner 深圳市芯电元科技有限公司