Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low-power-consumption rapid dynamic comparator

A dynamic comparator, low-power technology, applied in the field of microelectronics, can solve problems such as comparator power consumption offset delay, affecting ADC performance characteristics, etc., to achieve the effect of reducing dynamic power consumption and improving comparison accuracy

Pending Publication Date: 2022-04-12
CHONGQING UNIV OF POSTS & TELECOMM
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In any case, traditional comparators have problems such as power consumption, offset, and delay, which directly affect the performance characteristics of the ADC

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-power-consumption rapid dynamic comparator
  • Low-power-consumption rapid dynamic comparator
  • Low-power-consumption rapid dynamic comparator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0023] A kind of low-consumption fast dynamic comparator, it comprises: pre-amplifier 1, comparison circuit 2 and latch 3, wherein the signal output end of said pre-amplifier 1 is connected to the signal input end of said comparison circuit 2, and said comparison circuit The signal output terminal of 2 is connected to the signal input terminal of the latch 3; the pre-amplifier 1 pre-amplifies the input signal of the input terminal VN and the input terminal VP and outputs the signal at the output terminal VNN and the output terminal VPP, the said The comparison circuit 2 dynamically compares the signals of the output terminal VNN and the output terminal VPP of the pre-amplifier 1 and provides an input signal for the latch 3, and the latch 3 receives the output signal of the comparison circuit 2 and The latch is realized under the action of the clock signal CLK, thereby realizing a low-consumption fast dynamic comparator.

[0024] As a preferred technical solution, such as fig...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low-power-consumption rapid dynamic comparator, and belongs to the technical field of microelectronics. Comprising a pre-amplifier, a comparison circuit and a latch, the signal output end of the pre-amplifier is connected with the signal input end of the comparison circuit, and the signal output end of the comparison circuit is connected with the signal input end of the latch; a PMOS tube is adopted to form a body diode structure to reduce the dynamic power consumption of the circuit, the grid electrode of the body diode is connected with a bias voltage end, the voltage drop of the body diode is adjusted through the bias voltage, the speed of the comparator is adjusted, and the circuit delay is reduced; two back-to-back cross-coupled transistors are adopted as loads of the pre-amplifier, the gain of the pre-amplifier is improved, two output ends of the pre-amplifier are connected with transmission gates controlled by clock signals, and the problem that the speed of a comparator is affected by circuit charge imbalance is solved; the comparison circuit adopts two inverters which are in back-to-back cross coupling connection to form a positive feedback structure, so that the comparison precision is improved, and the system works in a stable state.

Description

technical field [0001] The invention belongs to the technical field of microelectronics, and in particular relates to a fast dynamic comparator with low power consumption. Background technique [0002] Analog-to-digital converter (ADC), as an interface circuit connecting analog and digital signals, has become an important part of the system on chip (SoC). As an important part of ADC, the performance of comparator directly affects the performance of ADC, which in turn affects SoC performance characteristics. [0003] figure 1 It is a traditional comparator, mainly composed of NMOS tube M1, NMOS tube M2, NMOS tube M3, NMOS tube M4, NMOS tube M5, NMOS tube M6, PMOS tube M7, PMOS tube M8, PMOS tube M9 and PMOS tube M10 . When the clock signal CLK=0 and CLK-N=1, the comparator is in the amplification stage. At this time, the tail current NMOS transistor M1 is in the conduction state, and the PMOS transistor M2 and the PMOS transistor M3 are input transistors and compare the in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K5/24
Inventor 周前能朱江钰李红娟
Owner CHONGQING UNIV OF POSTS & TELECOMM
Features
  • Generate Ideas
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More