Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm

A maze algorithm, integrated circuit technology, applied in computing, electrical digital data processing, special data processing applications, etc., can solve the problems of complex control process, influence of system processing accuracy, multi-line width constraints of analog integrated circuits, etc.

Inactive Publication Date: 2007-05-16
TSINGHUA UNIV
View PDF0 Cites 38 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] Third, the increase in the scale of analog integrated circuits poses a challenge to the traditional manual design method, and also puts forward new requirements for automatic design tools for analog circuits
In the meshless model, due to the lack of geometric constraints, the router cannot easily handle the most important symmetry constraints in analog circuits
Second, due to the lack of grid-like guidance information, the gridless model makes the data representation of the wiring system extremely complex, and many information that can be simply represented by the grid often require complex descriptions to be realized
Third, the non-grid routing method lacks forward-looking use of resources, so it is easy to lead to unreasonable resource allocation.
[0013] However, the later analog circuit autorouters have given up the grid model. The main reason is that the grid constraints make it difficult to meet the requirements of multi-line width, so researchers have to choose the gridless model with more complicated control process. Model
At the same time, due to the conversion of physical coordinates to topological coordinates under the grid model, there will be certain systematic errors, and these errors may affect the utilization of wiring resources to a certain extent
[0014] 3. Multi-line width constraints of analog integrated circuits
The grid reconstruction method can effectively solve the problem of multi-line width in the routing process, and it is more resource-saving than the maximum line width routing method. However, the grid reconstruction will bring a relatively large burden to the system, because every A grid reconstruction requires repeated labeling and processing of all relevant information, and when the unit grid size is large, the processing accuracy of the system will be affected to a certain extent

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
  • Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
  • Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0069] We use an actual analog integrated circuit from the industry as a test case to implement the wiring of the circuit using this method. Here we select a part of the example to describe the specific implementation process, as shown in FIG. 7 .

[0070] (1) The program reads in the circuit layout results, net information, constraint files, and process files provided in the form of files.

[0071] (2) The program establishes the data structure necessary for the wiring process according to the information read in step (1), including the net list NetList and the description of the wiring environment, including the obstacle list ObstacleList, etc. In this example, the net list is {Net1, Net2} and the obstacle list is {Obstaclel, Obstacle2}.

[0072] (3) Traverse the net list obtained in step (2), read the net width WireWidth and the wire net spacing WirePitch value from the net attribute, sum the net wiring width NetSize, and use this value to construct the wiring width set S...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

This invention belongs to VLSI physical design technique field and relates to one computer aid design method facing analogue circuit board graph, which is characterized by the following: totally according to analogue integration circuit multi-line wide binding for design to satisfy analogue circuit load current status complexity requirement. This invention comprises shortest path index method with multiple line width binding conditions and adopts starting index method to realize automatic line distribution process on network mode.

Description

technical field [0001] The automatic routing method of analog integrated circuits belongs to the field of physical design of VLSI, especially the technical category of physical design of analog integrated circuits, and is an important part of the process of automatic layout design of analog circuits. The method will include data structures and path search methods designed for analog circuit performance constraints, which will determine the final layout of analog integrated circuits, and will affect the design cycle and circuit performance of the physical design of analog integrated circuits. Background technique [0002] 1. The importance and necessity of automatic layout design of analog integrated circuits [0003] Human research on integrated circuits (Integrated Circuit, IC) started from digital integrated circuits, because digital integrated circuits are easier to process and operate than analog circuits. In the early 1980s, due to the increasing functions of digital s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 洪先龙蔡懿慈杜昶旭
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products