Accelerating garbage collection of flushed logical erase blocks in non-volatile memory

a non-volatile memory and garbage collection technology, applied in the direction of memory adressing/allocation/relocation, instruments, input/output to record carriers, etc., can solve the problem of ineligible garbage collection, reduce overprovisioning, reduce overprovisioning, and mitigate certain cell-to-cell interference characteristics of memory

Inactive Publication Date: 2019-11-07
INT BUSINESS MASCH CORP
View PDF0 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0006]The present application recognizes, however, that mandating a delay in garbage collection for a LEB until it is fully programmed and experiences at least one page invalidation greatly reduces overprovisioning. It also recognizes that any additional delay to prevent garbage collection after experiencing at least one logical page invalidation reduces overprovisioning even further. This effect is particularly pronounced in memory technologies like 3D NAND flash memory, which can require some LEBs to be flushed (i.e., written with dummy data) rather than completed with valid host data in order to mitigate certain cell-to-cell interference characteristics of the memory.
[0007]Accordingly, in various embodiments disclosed herein, garbage collection of flushed LEBs containing dummy data is accelerated. In at least one embodiment, a controller of a non-volatile memory tracks identifiers of logical erase blocks (LEBs) for which programming has closed. A first subset of the closed LEBs tracks LEBs that are ineligible for selection for garbage collection, and a second subset of the closed LEBs tracks LEBs that are eligible for selection for garbage collection. The controller continuously migrates closed LEBs from the first subset to the second subset over time. In response to closing a particular LEB, the controller places an identifier of the particular LEB into one of the first and second subsets selected based on a first amount of dummy data programmed into the closed LEBs tracked in the first subset. Thereafter, in response to selection of the particular LEB for garbage collection, the controller performs garbage collection on the particular LEB.

Problems solved by technology

Further, in prior art systems that use a delay queue pool, LEBs were not eligible for garbage collection after the first logical page invalidation until a certain number of write requests were processed or a certain amount of time elapsed.
The present application recognizes, however, that mandating a delay in garbage collection for a LEB until it is fully programmed and experiences at least one page invalidation greatly reduces overprovisioning.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Accelerating garbage collection of flushed logical erase blocks in non-volatile memory
  • Accelerating garbage collection of flushed logical erase blocks in non-volatile memory
  • Accelerating garbage collection of flushed logical erase blocks in non-volatile memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017]With reference to the figures and with particular reference to FIG. 1A, there is illustrated a high level block diagram of an exemplary data processing environment 100 including a data storage system 120 having a non-volatile memory array as described further herein. As shown, data processing environment 100 includes one or more hosts, such as a processor system 102 having one or more processors 104 that process instructions and data. A processor system 102 may additionally include local storage 106 (e.g., dynamic random access memory (DRAM) or disks) that may store program code, operands and / or execution results of the processing performed by processor(s) 104. In various embodiments, a processor system 102 can be, for example, a mobile computing device (such as a smartphone or tablet), a laptop or desktop personal computer system, a server computer system (such as one of the POWER series of servers available from International Business Machines Corporation), or a mainframe co...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A controller of a non-volatile memory tracks identifiers of logical erase blocks (LEBs) for which programming has closed. A first subset of the closed LEBs tracks LEBs that are ineligible for selection for garbage collection, and a second subset of the closed LEBs tracks LEBs that are eligible for selection for garbage collection. The controller continuously migrates closed LEBs from the first subset to the second subset over time. In response to closing a particular LEB, the controller places an identifier of the particular LEB into one of the first and second subsets selected based on a first amount of dummy data programmed into the closed LEBs tracked in the first subset. Thereafter, in response to selection of the particular LEB for garbage collection, the controller performs garbage collection on the particular LEB.

Description

BACKGROUND OF THE INVENTION[0001]This disclosure relates to data processing and data storage, and more specifically, to garbage collection in a non-volatile memory system. Still more particularly, the disclosure relates to techniques for accelerating garbage collection of flushed logical erase blocks in a non-volatile memory system.[0002]NAND flash memory is an electrically programmable and erasable non-volatile memory technology that stores one or more bits of data per memory cell as a charge on the floating gate of a transistor or a similar charge trap structure. The amount of charge on the floating gate modulates the threshold voltage of the transistor. By applying a proper read voltage and measuring the amount of current, the programmed threshold voltage of the memory cell can be determined and thus the stored information can be detected. Memories storing one, two, three and four bits per cell are respectively referred to in the art as Single Level Cell (SLC), Multi-Level Cell (...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(United States)
IPC IPC(8): G06F12/02G06F3/06
CPCG06F3/0652G06F12/0253G06F3/0679G06F12/0246G06F2212/7211G06F3/0647G06F2212/7205G06F2212/2022G06F3/0608G06F3/064
Inventor PLETKA, ROMAN A.PAPANDREOU, NIKOLAOSTOMIC, SASAIOANNOU, NIKOLAS
Owner INT BUSINESS MASCH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products