Complementary metal oxide semiconductor (CMOS) ultra-wide-band divide-by-2 frequency divider structure

Abstract

The invention belongs to the technical field of clock frequency division, in particular relates to a divide-by-2 frequency divider structure based on a standard complementary metal oxide semiconductor (CMOS) process and suitable for an ultra-wide band. The divide-by-2 frequency divider consists of two primary and secondary differential analog D latches, wherein each D latch is a dynamic bias taking a pair of differential N-channel metal oxide semiconductor (NMOS) tubes as an amplifying part, a pair of crossly coupled positive feedback NMOS tubes as a latching part, a pair of p-channel metal oxide semiconductor (PMOS) tubes as a load and a pair of clocked NMOS tubes as the amplifying part and the latching part respectively; the magnitude of the bias voltage of the PMOS tubes changes along with frequencies; and a frequency-voltage converting circuit provides a bias for the PMOS tube load. The divide-by-2 frequency divider structure can effectively increase the working frequency range of a frequency divider; and the ratio of an upper limit frequency to a lower limit frequency of the divide-by-2 frequency divider structure can reach about 250. The circuit of the invention has the characteristics of low power consumption and noise, high speed and the like.

Description

technical field [0001] The invention belongs to the technical field of clock frequency division, and in particular relates to a two-frequency divider structure suitable for ultra-wideband based on a standard CMOS process. Background technique [0002] With the development of broadband wireless communication technology, high-performance clock circuit has increasingly become the bottleneck of the further development of this technology. As one of the key modules of the high-frequency frequency synthesizer, the high-frequency frequency divider mainly functions to divide the highest clock frequency of the system by two, and output quadrature I and Q signals as required. In addition, it can divide high-speed non-50% duty cycle signals into 50% duty cycle signals by two. It not only determines the highest operating frequency of the system, but also its performance will directly affect the phase noise and power consumption of the phase-locked loop circuit and so on. [0003] Curre...

AI Technical Summary

Problems solved by technology

It is precisely because of the use of this load that the CML's frequency band working bandwidth is relatively not wide enough, and the disadvantages of high power consumption

Images