Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for mixing nitrogen element in gate silicon oxide layer and process for manufacturing gate silicon oxide layer structure

A gate silicon oxide, manufacturing process technology, applied in semiconductor/solid state device manufacturing, electrical components, circuits, etc., can solve the problems of nitrogen doping, inability to provide gate silicon oxide layer, etc. Better density, better quality and better density

Inactive Publication Date: 2011-02-02
SEMICON MFG INT (SHANGHAI) CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The technical problem to be solved by the present invention is to provide a method for doping nitrogen in the gate silicon oxide layer and a manufacturing process for the structure of the gate silicon oxide layer, so as to solve the problem that the high temperature furnace cannot provide N 2 Nitrogen Doping in Gate Silicon Oxide Layer in O Atmosphere

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0033] A method for doping nitrogen into a gate silicon oxide layer, comprising: feeding N2 and O2 with a gas flow ratio of 1:3 during the main oxidation process or annealing process for forming a gate silicon oxide layer, and forming nitrogen on the formed silicon oxide layer. The silicon oxynitride layer is used to diffuse nitrogen element into the gate silicon oxide layer. The thickness of the formed silicon oxynitride layer is The gas flow rate of N2 is 4-6SLM, and the gas flow rate of O2 is 12-18SLM.

[0034] As a preferred embodiment, the doping of nitrogen element into the gate silicon oxide layer is realized during the annealing process after the main oxidation process. The main oxidation is dry oxidation or wet oxidation, and then, under the conditions of annealing temperature of 850°C-950°C and chamber pressure of 700-800Torr, the N 2 O with 12-18SLM 2 Annealed in a mixed atmosphere. Incoming N 2 with O 2 The gas flow ratio must be kept at 1:3, and annealed in...

Embodiment 2

[0036] A gate silicon oxide layer structure manufacturing process includes: performing main oxidation on a semiconductor substrate to form a silicon oxide layer; performing annealing in an N2 and O2 atmosphere with a gas flow ratio of 1:3 to form a silicon oxynitride layer. The thickness of the formed silicon oxynitride layer is The gas flow rate of N2 is 4-6SLM, and the gas flow rate of O2 is 12-18SLM. The main oxidation is dry oxidation or wet oxidation.

[0037] As a preferred embodiment, after the wet oxygen main oxidation process of the gate silicon oxide layer is completed, firstly, at a temperature of 850°C-950°C, 1SLM of O 2 , to regenerate a thin layer of silicon oxide on the surface of the silicon oxide layer formed by the main oxidation. At this time pass O 2 The main purpose is to reduce the H in the process chamber 2 concentration to prevent H 2 Excessive concentrations can cause an explosion.

[0038] Secondly, under the conditions of annealing temperature...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for mixing a nitrogen element in a gate silicon oxide layer, which comprises the following steps of: introducing N2 and O2 in a gas flow ratio of 1:3 in a main oxidation process or an annealing process for forming the gate silicon oxide layer; and forming a silicon oxynitride layer on the formed silicon oxide layer so that the nitrogen element is diffused to the gate silicon oxide layer. In the method for mixing the nitrogen element in the gate silicon oxide layer, N2O is substituted by adopting mixed atmosphere of the N2 and the O2 in a specific ratio, so that the nitrogen element can be mixed into the gate silicon oxide layer effectively in a high-temperature furnace which is not provided with an independent N2O supply system. Compared with the annealing process performed merely in inert gases, the annealing process performed under the process condition of the specific mixed atmosphere has the low heat budget value, and the quality and compactness of the gate silicon oxide layer formed by oxidizing while annealing are excellent.

Description

technical field [0001] The invention relates to the field of semiconductor device manufacturing technology, in particular to a method for doping nitrogen elements in a gate silicon oxide layer and a manufacturing process for a gate silicon oxide layer structure. Background technique [0002] The preparation process of the gate silicon oxide layer is a key technology in the semiconductor manufacturing process, which directly affects and determines the electrical characteristics and reliability of the device. As the size of semiconductor devices becomes smaller and smaller, nitrous oxide (N 2 O) gas diffuses nitrogen into the gate oxide layer to improve the properties of the gate silicon oxide layer. The gate oxide layer doped with nitrogen has a relatively high dielectric constant, which can effectively block the diffusion of boron from P+ polycrystalline and solve the problem of boron penetration. At the same time, a small amount of nitrogen atoms distributed at the interfa...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L21/28H01L21/225
Inventor 邓都汤舍予刘理想
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products