Unlock instant, AI-driven research and patent intelligence for your innovation.

Silicon-on-insulator integrated great-current P-type combined semiconductor device

A silicon-on-insulator, high-current technology, used in semiconductor devices, electrical solid-state devices, electrical components, etc., can solve the problems of increasing cost, consuming chip area, and insufficient current density, and achieving the effect of increasing current density and improving current density.

Active Publication Date: 2011-02-16
SOUTHEAST UNIV
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] A big problem surrounding silicon-on-insulator lateral insulated-gate bipolar devices is that the current density is not high enough compared to vertical devices, so high current drive capability is often obtained by enlarging the device area, thus costing a lot of money. die area, increasing the cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Silicon-on-insulator integrated great-current P-type combined semiconductor device
  • Silicon-on-insulator integrated great-current P-type combined semiconductor device
  • Silicon-on-insulator integrated great-current P-type combined semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] A silicon-on-insulator integrated high-current P-type combined semiconductor device, comprising: an N-type silicon substrate 1, a buried oxide layer 2 is arranged on the N-type silicon substrate 1, and an N-layer is arranged above the center of the buried oxide layer 2. Type deep well 16, on N type deep well 16, be provided with P type annular source region 11 and N type body contact region 12, described P type annular source region 11 surrounds the outside of N type body contact region 12, and in P A source metal 72 for connecting the P-type ring-shaped source region 11 and the N-type body contact region 12 is provided on the N-type ring-shaped source region 11 and the N-type body contact region 12, and a first isolation region 101 is also provided on the buried oxide layer 2. and the second isolation region 102, the first isolation region 101 and the second isolation region 102 extend to the center of the buried oxide layer 2 and are thus separated to form the first re...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a silicon-on-insulator integrated great-current P-type combined semiconductor device, comprising an N-type substrate, an oxide-buried layer arranged on the N-type substrate and an N-type epitaxial layer arranged on the oxide-buried layer. The N-type epitaxial layer is divided into a region (I) and a region (II), wherein the region (I) comprises a P-type drift region, an N-type deep well, a P-type buffer well, an N-type drain region, a P-type source region and an N-type body contact region, wherein a silicon surface is provided with a field oxide layer and a gate oxide layer, the gate oxide layer is provided with a polysilicon gate; the region (II) comprises a P-type transistor drift region, an N-type deep well, a P-type triode buffer well, an N-type emitter region, a P-type base region, a P-type source region and an N-type body contact region, a silicon surface is provided with a field oxide layer and a gate oxide layer, and the gate oxide layer is provided with a polysilicon gate. The silicon-on-insulator integrated great-current P-type combined semiconductor device is characterized in that the P-type base region is coated in the P-type buffer region, and drain metal on the N-type drain region is communicated with base metal on the P-type base region through a metal layer. The invention remarkably improves the current density of the device under the conditions that the area of the device is not increased and other performances of the device are not weakened.

Description

technical field [0001] The invention relates to the field of high-voltage power semiconductor devices, and relates to a silicon-on-insulator integrated high-current P-type combined semiconductor device suitable for high-voltage applications with improved current density. Background technique [0002] With the increasing demand for modern life, the performance of power semiconductor devices has attracted more and more attention. Among them, the integration, high withstand voltage, high current and good isolation ability of power semiconductor devices are the most important factors for people. technical requirements. The factors that determine the ability of power integrated circuits to handle high voltage and high current are not only the types of power semiconductor devices, but also the structure and manufacturing process of power semiconductor devices. [0003] For a long time, the power semiconductor devices used by people are high-voltage transistors and high-voltage in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/06H01L27/12
Inventor 钱钦松孙伟锋曹鹏飞陆生礼时龙兴
Owner SOUTHEAST UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More