Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Silica-based photoelectric foreign substance integrating method and silica-based photoelectric foreign substance integrating chip

An integration method and integrated chip technology, applied in optics, light guides, circuits, etc., can solve the problems of low carrier mobility, poor bonding strength, and low integration efficiency of unit module bonding technology, so as to improve the coupling efficiency, Difficulty-reducing effect

Active Publication Date: 2012-12-05
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

There are the following difficulties: First, the unit module bonding technology has low integration efficiency and poor bonding strength, making it difficult to be suitable for large-scale, high-density commercial integration; second, compared with III-V materials, the carrier mobility of silicon materials is not High, which restricts its application in the production of high-frequency, low-power CMOS electronic circuits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Silica-based photoelectric foreign substance integrating method and silica-based photoelectric foreign substance integrating chip
  • Silica-based photoelectric foreign substance integrating method and silica-based photoelectric foreign substance integrating chip
  • Silica-based photoelectric foreign substance integrating method and silica-based photoelectric foreign substance integrating chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0028]The embodiment of the present invention proposes a silicon-based optoelectronic heterogeneous integration method based on a whole-wafer bonding process and III-V CMOS technology, which specifically includes: first setting a silicon-based passive photonic device on a silicon wafer; The multi-layer quantum well structure in the active area of ​​active photonic devices and CMOS microelectronic integrated circuits is realized by one epitaxy on the III-V wafer; the III-V wafer is bonded on the silicon wafer by the whole chip wafer bonding process, Realize high-performance heterogeneous bonding of materials; use III-V semiconductor CMOS technology integrated with existing silicon-based integrated circuit technology to manufacture CMOS microelectronic integrated circuits and drive circuits for active photonic devices; use semiconductor ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a silica-based photoelectric foreign substance integrating method and a silica-based photoelectric foreign substance integrating chip, which pertain to the technical field of photoelectric foreign substance integration. The silica-based photoelectric foreign substance integrating method comprises the steps of: arranging a silica-based passive photonic device on a silicon chip to be used as an optical information transmission channel; arranging a CMOS (Complementary Metal Oxide Semicondutor) microelectronic integrated circuit in an III-V group chip; realizing an active area multi-layer quantum well structure of an active photonic device and the CMOS microelectronic integrated circuit on the III-V group chip through one-step extension; bonding an III-V group chip on the silicon chip by adopting a whole chip bonding process; and arranging an optical coupler in the III-V group chip. According to the silica-based photoelectric foreign substance integrating method, the micro-electronic circuit and the active photonic device are integrated in the same III-V group material layer, and enables the development and the application of the silica-based photoelectric foreign substance integrated chip are feasible; and the silica-based photoelectric foreign substance integrating method can be widely applied for development of next-generation high-density, large-capacity and multifunctional single integrated photoelectric chip.

Description

technical field [0001] The invention relates to the technical field of novel photoelectric heterogeneous integration based on silicon and III-V semiconductor materials, in particular to a silicon-based photoelectric heterogeneous integration method and a silicon-based photoelectric heterogeneous integrated chip. Background technique [0002] In recent decades, with the development of electronic circuit integration technology and the improvement of micro-processing technology, the size of electronic devices and the number of integrated basic components have been increasing. In particular, the adoption of standard silicon wafers and standard thin-film technology represented by CMOS has greatly accelerated the rapid and highly integrated development of information processing devices. With the rapid increase of information processing speed, the amount of information exchanged between devices has increased sharply. Due to the influence of parasitic resistance, capacitance, and in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/15G02B6/122G02B6/26
Inventor 刘新宇周静涛申华军张轩雄刘洪刚吴德馨
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products