Semiconductor device and manufacturing method thereof
A manufacturing method and semiconductor technology, applied in semiconductor devices, semiconductor/solid-state device components, electric solid-state devices, etc., can solve problems such as increasing the difficulty of circuit design, reducing circuit reliability, fluctuating semiconductor device performance stability and reliability, etc. , to avoid the impact of stability and reliability, reduce the difficulty of integration, and avoid the effect of difficult circuit design
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 approach
[0042] Figure 4 is a schematic cross-sectional view of a partial region of the first embodiment of the semiconductor device of the present invention. This implementation structure is applicable to the case where the input or output terminal of the active area part of the original chip is located on the upper surface of the chip. The first plate 10 is connected to the input or output pin of the package pin of the semiconductor device through the lead-out pin 101 , and the second plate 20 is connected to the base 5 connected to the ground terminal in the package frame of the semiconductor device.
[0043] The equivalent circuit diagram of this connection is shown in Figure 5 As shown, it is equivalent to connecting a capacitor in parallel at the input or output terminal of the semiconductor device, so as to realize the matching of the input or output impedance of the active region of the semiconductor device to the target input or output impedance.
no. 2 approach
[0045] Figure 6It is a schematic cross-sectional view of a partial region of the second embodiment of the semiconductor device of the present invention. This implementation structure is applicable to the case where the input or output terminal of the active area part of the original chip is located at the bottom of the chip. In this embodiment, the first pole plate 10 is electrically isolated from the part of the metal interconnection layer 3 located in the active region, the first pole plate 10 is connected to the ground terminal of the semiconductor device through the lead-out pin 101, and the second pole plate 20 is connected to the ground terminal of the semiconductor device. The dies 5 connected to the input or output terminals in the package frame of the semiconductor device are connected.
[0046] The equivalent circuit diagram of this connection is shown in Figure 7 As shown, it is equivalent to connecting a capacitor in series with the input or output terminal of ...
no. 3 approach
[0048] Figure 8 is a schematic cross-sectional view of a partial region of the third embodiment of the semiconductor device of the present invention. In this embodiment, the input or output terminal of the semiconductor in the active area is located at the bottom of the chip, and the first plate 10 is electrically isolated from the part of the metal interconnection layer 3 located in the active area. The pins 101 are connected to the input or output pins of the package pins of the semiconductor device, and the second plate 20 is connected to the crystal seat 5 in the package frame of the semiconductor device, which keeps the potential floating. In this embodiment, the crystal seat 5 may also be connected to a predetermined terminal, such as a DC bias terminal.
[0049] The equivalent circuit diagram of this connection is shown in Figure 9 As shown, it is equivalent to connecting a capacitor in series with the input or output terminal of the semiconductor device, so as to r...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
