Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device manufacturing method based on double patterning

A manufacturing method and semiconductor technology, applied in the fields of semiconductor/solid-state device manufacturing, electrical components, photo-engraving process coating equipment, etc., can solve the problems of cumbersome process, device deformation, deformation, etc.

Active Publication Date: 2014-05-07
SEMICON MFG INT (SHANGHAI) CORP
View PDF3 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In order to reduce costs, the second method can be selected, such as image 3 As shown in A, a photoresist pattern is directly formed on the substrate, and then a spacer material layer is deposited on the photoresist pattern, but because the hardness of the photoresist is not enough, it is not enough to bear the spacer The pressure of the material layer and the pressure during etching, so it is easy to deform the pattern on the photoresist, resulting in Figure 4 The pattern of B, the device is severely deformed when performing double patterning technology, such as Figure 5 B, and the process is also unavoidable to perform the CVD process
[0005] Therefore, although there is a double-patterning technology in the prior art, there are problems of cumbersome process and high cost. If the cost is reduced, the quality of the product cannot be guaranteed, causing serious deformation of the device, resulting in a reduction in the product qualification rate. Therefore, it is necessary to Improve the above method to eliminate the existing problems

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device manufacturing method based on double patterning
  • Semiconductor device manufacturing method based on double patterning
  • Semiconductor device manufacturing method based on double patterning

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] In the following description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without one or more of these details. In other instances, some technical features known in the art have not been described in order to avoid obscuring the present invention.

[0048]For a thorough understanding of the present invention, a detailed description will be set forth in the following description to illustrate the method of fabricating the semiconductor device of the present invention. Obviously, the practice of the present invention is not limited to the specific details familiar to those skilled in the semiconductor arts. Preferred embodiments of the present invention are described in detail below, however, the present invention may have other embodiments in addition to these detailed descriptions.

[0049] It shoul...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a semiconductor device manufacturing method based on double patterning. The method comprises the following steps: a semiconductor substrate and a mask layer located on the substrate are provided; a patterned photoresist layer is formed on the mask layer, wherein the patterned photoresist layer is photoresist cores separated through openings; a crosslinked top surface layer is formed on the patterned photoresist layer; a part of the photoresist layer sidewall is removed to thin the photoresist cores and reduce the critical size of the photoresist cores; spin coating is performed on the inner sidewall material layer, and the crosslinked top surface layer is covered; the etch back operation is performed on the inner sidewall material layer to form inner sidewalls on the photoresist cores; and the remaining crosslinked top surface layer and remaining photoresist cores are removed to form a double-patterned mask. The method of the invention is more simple, the stress problem caused by inner sidewall material chemical vapor deposition does not exist, and etch steps are reduced, so the cost is greatly reduced, and the product yield can be further improved.

Description

technical field [0001] The present invention relates to the field of semiconductor manufacturing, and in particular, the present invention relates to a method for manufacturing a semiconductor device based on a double pattern. Background technique [0002] There is an increasing demand for high-capacity semiconductor memory devices, and attention has been paid to the integration density of these semiconductor memory devices. In order to increase the integration density of semiconductor memory devices, many different methods have been used in the prior art, such as by reducing the wafer size. And / or changing the internal structure cells to form multiple memory cells on a single wafer, for the method of increasing the integration density by changing the cell structure, attempts have been made to change the layout of the active area or change the cell layout to reduce the amount of memory cells. Small unit area. [0003] Double-patterning (DP) overcomes the K1 limitation throu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/027H01L21/3105G03F7/16
CPCH01L21/0273H01L21/0337H01L21/0338H01L21/3105
Inventor 胡华勇
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products