Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for fabricating semiconductor device with metal gate

A manufacturing method and metal gate technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problem of low operating speed of semiconductor devices, and achieve the effect of avoiding the increase of sheet resistance and the reduction of operating speed

Active Publication Date: 2016-12-21
SEMICON MFG INT (SHANGHAI) CORP
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] However, in practical applications, it is found that the semiconductor devices made by the above-mentioned manufacturing method have a low operating speed.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for fabricating semiconductor device with metal gate
  • Method for fabricating semiconductor device with metal gate
  • Method for fabricating semiconductor device with metal gate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] As mentioned above, there is a problem of low operation speed in the semiconductor devices manufactured by the conventional manufacturing method of semiconductor devices having PMOS transistors and NMOS transistors. After a large amount of analysis and research, the inventor has concluded that the cause of this problem is as follows: Figure 6 As shown, in an ideal situation, we hope that the metal gate of the PMOS transistor (that is, metal layer 6) can directly contact the metal gate of the NMOS transistor (that is, metal layer 7), so as to avoid the metal gate of the PMOS transistor and the metal gate of the NMOS transistor. The substance formed at the gate contact position will affect the sheet resistance of the entire metal gate formed by the metal gate of the PMOS transistor and the metal gate of the NMOS transistor, thereby preventing the operating speed of the semiconductor device from being affected. But in fact, the metal gate of the PMOS transistor and the me...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a method for manufacturing a semiconductor device with a metal gate. After removing the portion of the dummy gate corresponding to the PMOS transistor region or the NMOS transistor region, the method adds cleaning and forming metal on the sidewalls of the remaining dummy gate. The step of silicide can prevent the formation of a non-conductive interface layer at the contact position between the PMOS transistor metal gate and the NMOS transistor metal gate, avoiding the entire metal gate composed of the PMOS transistor metal gate and the NMOS transistor metal gate. The sheet resistance of the pole increases, and the electron movement speed in the metal gate of the PMOS transistor and the metal gate of the NMOS transistor slows down, thereby preventing the operating speed of the semiconductor device from decreasing. The metal silicide formed at the contact position between the metal gate of the PMOS transistor and the metal gate of the NMOS transistor in the present invention is conductive and will not reduce the operating speed of the semiconductor device.

Description

technical field [0001] The invention belongs to the field of semiconductor manufacturing, in particular to a method for manufacturing a semiconductor device with a metal gate. Background technique [0002] A common trend in existing integrated circuit manufacturing is to produce transistors with very small feature sizes, and most transistors include a gate dielectric layer made of silicon oxide (or silicon oxynitride, etc.) and a gate made of polysilicon. laminated structure. As the transistor size becomes smaller and smaller, there are many problems in the transistor, such as gate leakage, poly depletion, boron penetration effect, etc., which affect the integration further development of the circuit. In order to solve the above problems, a new type of transistor has been studied: it replaces the material of the gate dielectric layer from silicon oxide to a high-K dielectric layer (K ​​here refers to a dielectric constant), and the material of the gate is changed from Pol...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28H01L21/8244H10B10/00
CPCH01L21/28079H01L21/28088H01L21/823828
Inventor 李凤莲倪景华隋运奇
Owner SEMICON MFG INT (SHANGHAI) CORP