Method for fast preparing sapphire pattern substrate through nanoimprint technology

A technology of nanoimprinting and graphic substrates, which is applied in the direction of optomechanical equipment, photolithography of patterned surfaces, optics, etc., can solve the problems affecting the performance and quality of internal quantum efficiency chips, substrate graphic design and improvement limitations, lining In order to improve the internal quantum efficiency and light extraction efficiency, improve the yield rate of the chip, reduce the effect of reverse leakage and electrostatic breakdown

Inactive Publication Date: 2014-06-04
SUZHOU NANOJOIN PHOTONICS
View PDF3 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the sapphire substrate has its major defects: there is a large lattice mismatch and thermal stress mismatch with epitaxial materials such as GaN, which leads to defects in the epitaxial wafer, which affects the internal quantum efficiency of the LED and the performance and quality of the chip
However, due to the limitation of the processing method, the conventional photolithography process can only process the PSS substrate with a characteristic size of micron, and the obtained substrate pattern is not uniform, which greatly limits the design and improvement of the substrate pattern. limit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for fast preparing sapphire pattern substrate through nanoimprint technology
  • Method for fast preparing sapphire pattern substrate through nanoimprint technology
  • Method for fast preparing sapphire pattern substrate through nanoimprint technology

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] Imprint lithography can be divided into step-by-step imprint and full-sheet imprint according to the imprint area; it can be divided into thermal imprint lithography and room temperature imprint lithography (UV -NIL); according to the hardness of the imprint mold, it can be divided into soft imprint lithography and hard imprint lithography.

[0028] The preparation method of the present invention comprises the steps:

[0029] (1) There are two ways to prepare nanoimprint templates: hard template and soft template.

[0030] (2) Grow an epitaxial layer on a clean sapphire substrate, and evaporate SiO2 or Cr to obtain the target sheet.

[0031] (3) The surface of the target piece is coated with an appropriate amount of hot pressing glue.

[0032] (4) Imprint the target sheet after uniform glue with the nanoimprint template.

[0033] (5) Transfer the surface pattern of the photoresist to the surface of the target sheet.

[0034] (6) Through a series of post-processing, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for fast preparing a sapphire pattern substrate through the nanoimprint technology. The method comprises the following steps: a nanoimprint template is prepared through two methods including the hard template method and the soft template method, an epitaxial layer is grown on a clean sapphire substrate, SiO2 or Cr is evaporated and plated to obtain a target substrate, and then the surface of the target substrate is coated with moderate hot-pressing adhesive, imprinting is performed on the target substrate coated with uniform adhesive and the nanoimprint template, a photoresist surface pattern is transferred to the surface of the target substrate, and after a series of post processes, the required sapphire pattern substrate is obtained. The method of the invention has the following main advantages that the problem of the traditional lithography in the feature size reduction process can be solved, the pattern substrate having the nanometer feature size is prepared, and the size of the pattern substrate is less than 500nm. The method of the invention has the following advantages that the bran-new NPSS substrate industrialization technology can be realized, and at the same time, the substrate machining cost and epitaxy production cost can be reduced, and the LED lighting chip production cost is reduced by 15%.

Description

technical field [0001] The invention relates to a method for preparing a sapphire pattern substrate, in particular to a method for preparing a sapphire pattern substrate with real nanometer size characteristics by adopting nano-imprinting technology. Background technique [0002] Sapphire substrate is currently the most important substrate for manufacturing GaN-based LEDs such as blue light, green light and white light. Compared with other substrates (such as SiC, GaN, etc.), it has mature manufacturing technology, low cost, good stability, and no absorption. Visible light and other advantages are currently the most widely used substrates in the LED industry. However, the sapphire substrate has its major defects: there is a large lattice mismatch and thermal stress mismatch with epitaxial materials such as GaN, which leads to defects in the epitaxial wafer, which affects the internal quantum efficiency of the LED and the performance and quality of the chip . Lattice mismat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L33/20G03F7/00
CPCH01L33/20G03F7/0017
Inventor 王怀兵蔡金王辉吴思崔峥高育龙
Owner SUZHOU NANOJOIN PHOTONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products