Capacitor switching and averaging method for improving linearity of successive approximation analog-digital converter

An analog-to-digital converter and successive approximation technology, which is applied in the field of microelectronics and solid-state electronics, can solve problems such as difficult on-chip implementation, increased algorithm complexity, and growth, and achieves a small chip area, easy implementation, and simple structure. Effect

Inactive Publication Date: 2016-02-10
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF4 Cites 19 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The binary capacitive successive approximation analog-to-digital converter is based on the "trial and error method". Its biggest advantage is that each capacitor is connected to a fixed level, so the linearity is good. The disadvantage is that the number of required unit capacitors increases exponentially with the accuracy. , and it is difficult to match the minimum capacitance to the maximum capacitance, generally used in analog-to-digital converters with an accuracy less than 10 bits
[0008] Generally speaking, due to the limitation of the current process conditions, the capacitor can only meet the matching accuracy of 10 bits, and it is not easy to achieve high precision. Therefore, the high-precision successive approximation analog-to-digital converter mainly relies on the LMS algorithm to correct the mismatch of the capacitor, while the traditional The calibration scheme based on the LMS algorithm has high precision and good calibration effect under the condition of given error modeling, but if the initial value is not selected properly, it will increase the complexity of the algorithm, and even lead to problems such as non-convergence of the algorithm, which is not easy to implement on-chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Capacitor switching and averaging method for improving linearity of successive approximation analog-digital converter
  • Capacitor switching and averaging method for improving linearity of successive approximation analog-digital converter
  • Capacitor switching and averaging method for improving linearity of successive approximation analog-digital converter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The invention proposes a capacitance exchange and averaging method that can improve the linearity of a segmented capacitance type successive approximation analog-to-digital converter. The high-order capacitance DAC and the low-order capacitance DAC are switched between every two conversions, and the bits of the lower 4 bits are cyclically performed. Twice, the final results are averaged, so as to achieve the purpose of improving the linearity. The following is an example of a 14-bit segmented capacitive successive approximation analog-to-digital converter. The system structure of the 14-bit segmented capacitance type successive approximation analog-to-digital converter proposed by the present invention is as follows: Figure 4 As shown, it consists of the upper 7-bit capacitance DAC and the lower 7-bit capacitance DAC and a comparator. The upper 7-bit capacitance DAC and the lower 7-bit capacitance DAC simultaneously sample the input voltage Vin(i) and enter the bit lo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a capacitor switching and averaging method for improving the linearity of a successive approximation analog-digital converter, and relates to the field of microelectronics and solid state electronics, and in particular to successive approximation analog-digital converters. No correction algorithm needs to be introduced, the capacitance does not need to be split, high capacitance DAC and low capacitance DAC only need to be exchanged between two transformations, bit circulation is carried out on remaining bits for twice, and two transformation results are averaged to obtain a final output codeword. The capacitor switching and averaging method provided by the invention can be used for avoiding accumulating errors of capacitor mismatch at the same codeword, therefore, compared with a traditional correction method of improving the linearity by a correction algorithm, the capacitor switching and averaging method has the advantages that the structure is simpler, a smaller chip area is occupied and on-chip implementation is easier.

Description

technical field [0001] The invention relates to the field of microelectronics and solid state electronics, in particular to a successive approximation analog-to-digital converter. Background technique [0002] ADCs convert real-world analog signals into digital signals, and the performance of the ADC has a huge impact on the stability, reliability, and durability of the device. In recent years, the rapid development of digital signal processing technology has led to an increasing demand for high-speed, high-precision, low-power analog-to-digital converters (ADCs). ADCs are generally divided into fully parallel analog-to-digital converters (FlashADC), pipeline analog-to-digital converters (PipelineADC), oversampling analog-to-digital converters (ΣΔADC), and successive approximation analog-to-digital converters (SARADC). The figure of merit (FOM) represents the energy required for each conversion step of the ADC, and is an important indicator to measure the design level of th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/38
Inventor 樊华佛朗哥·马勒博迪
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products