Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor structure and forming method thereof

A semiconductor and isolation structure technology, applied in the field of semiconductor structure and its formation, can solve the problems of capping layer damage, affecting the performance of semiconductor structure, etc., and achieve the effect of avoiding corrosion, improving performance and improving corrosion resistance

Active Publication Date: 2016-10-05
SEMICON MFG INT (SHANGHAI) CORP
View PDF4 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In the semiconductor structure formed by the above method in the prior art, the capping layer in the semiconductor structure is often damaged in the subsequent cleaning process, thereby affecting the performance of the formed semiconductor structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure and forming method thereof
  • Semiconductor structure and forming method thereof
  • Semiconductor structure and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] As mentioned in the background art, the performance of transistors formed in the prior art needs to be further improved.

[0039] Please refer to figure 1, is a schematic diagram of a semiconductor structure formed according to an embodiment of the present invention, including: a semiconductor substrate 10 with a shallow trench isolation structure 11 inside, and a dummy gate structure formed on the surface of the semiconductor substrate 10, The dummy gate structure includes an interface layer 20 , a high-K gate dielectric layer 21 on the surface of the interface layer 20 , a capping layer 22 on the surface of the high-K gate dielectric layer 21 , and a dummy gate 23 on the surface of the capping layer 22 . Part of the dummy gate structure is located on the surface of the semiconductor substrate 10 , and part of the dummy gate structure covers part of the surface of the shallow trench isolation structure 11 . The top of the dummy gate structure also has a hard mask laye...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A semiconductor structure and a forming method thereof, the forming method of the semiconductor structure comprising: providing a semiconductor substrate; forming a shallow trench isolation structure in the semiconductor substrate; forming a first dummy gate structure, the first dummy gate The structure includes a first gate dielectric layer, a cap layer located on the surface of the first gate dielectric layer, and a dummy gate located on the surface of the first cap layer. The first dummy gate structure is partly located on the surface of the shallow trench isolation structure and partly located on the semiconductor substrate On the bottom surface, the material of the first capping layer includes silicon-doped titanium nitride. The methods described above can improve the performance of the semiconductor structure.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a semiconductor structure and a forming method thereof. Background technique [0002] With the continuous improvement of the integration level of semiconductor devices and the reduction of technology nodes, the traditional gate dielectric layer continues to become thinner, and the leakage of transistors increases accordingly, causing problems such as waste of power consumption of semiconductor devices. In order to solve the above problems, the prior art provides a solution of replacing the polysilicon gate with a metal gate. Among them, the "gate last" process is a main process for forming high-K metal gate transistors. [0003] The "gate last" process includes two methods: "high-K first" and "high-K last". Wherein, the "high-K first (high-K first)" method includes: including: providing a semiconductor substrate, a dummy gate structure is formed on the semiconductor subs...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/092H01L21/8238
Inventor 何永根
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products