Longitudinal super-junction enhanced MIS HEMT device
An enhanced, vertical technology, applied in the direction of semiconductor devices, electrical components, circuits, etc., can solve the problems of large gate-to-drain spacing, increased on-resistance, early breakdown of devices, etc., and achieve high off-state breakdown voltage, conduction Effect of resistance reduction
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0030] image 3 A schematic diagram of the whole cell structure of a longitudinal superjunction enhanced MIS HEMT device is shown. The device of this example includes a drain electrode 1, a substrate 2, a buffer layer 3, a barrier layer 4, a channel layer 5, and a barrier layer 6 that are sequentially stacked from bottom to top. electrode 7; the middle part of the barrier layer 6 is provided with an insulating gate structure; the upper surface of the barrier layer 6 between the source electrode 7 and the insulating gate structure has a dielectric passivation layer 10; it is characterized in that the lining The bottom 2 and the channel layer 5 are N-type doped, and the barrier layer 4 is P-type doped; the insulating gate structure extends downwards in the vertical direction, passing through the barrier layer 6, the channel layer 5 and the The barrier layer 4 extends into the buffer layer 3; the insulated gate structure is composed of an insulating gate dielectric 8 and a gate ...
Embodiment 2
[0033] Compared with Example 1, the lateral width of the insulated gate structure of the device in this example gradually increases from bottom to top, and other structures are the same as in Example 1, such as Figure 4 shown. The lateral width of the insulated gate structure gradually increases from bottom to top, which can effectively alleviate the curvature effect, avoid the early breakdown of the device caused by the concentration of the electric field, and increase the breakdown voltage of the device.
Embodiment 3
[0035] Compared with Example 1, the thickness of the insulating gate dielectric 8 vertically extending downwards of the device in this example gradually increases from top to bottom, and other structures are the same as in Example 1, such as Figure 5 shown. Gradually increasing the thickness of the insulating gate dielectric from top to bottom can effectively reduce the gate capacitance and improve the dynamic performance of the device, but the accumulation effect of the gate will be weakened.
PUM
| Property | Measurement | Unit |
|---|---|---|
| Vertical size | aaaaa | aaaaa |
| Horizontal size | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 