Relaxation oscillator and monolithic integrated chip

A relaxation oscillator and comparator circuit technology, applied in the direction of pulse generation, electrical components, electric pulse generation, etc., can solve the problem of low current utilization rate, and achieve high current utilization rate, ultra-low power consumption, and low power consumption Effect

Active Publication Date: 2016-12-07
ALLWINNER TECH CO LTD
View PDF6 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, at any moment, the current consumed by the oscillator main circuit on th

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Relaxation oscillator and monolithic integrated chip
  • Relaxation oscillator and monolithic integrated chip
  • Relaxation oscillator and monolithic integrated chip

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0030] Such as figure 1 as shown, figure 1 It is an electrical schematic diagram of a relaxation oscillator circuit of an embodiment of the relaxation oscillator of the present invention. It can be seen from the figure that the relaxation oscillator circuit of the oscillator includes a threshold voltage generating circuit 1, a capacitor charging and discharging circuit 2, and a comparator circuit 3. The threshold voltage generating circuit 1 inputs a threshold value to the inverting input terminal of the comparator circuit 3. The capacitor charging and discharging circuit 2 inputs the capacitor voltage signal to the non-inverting input terminal of the comparator circuit 3 . Threshold voltage generating circuit 1 includes a first current source I1, a second current source I2 and a threshold resistor R1, the first current source I1 applies a current to the threshold resistor R1 through a first inverting switching element SW1 (that is, the current flows from the first current so...

no. 2 example

[0038] Such as figure 2 as shown, figure 2 It is a schematic circuit diagram of another embodiment of the present invention. In this embodiment, the relaxation oscillator circuit includes a bias circuit, and the bias circuit includes a reference current source I R , the fifth NMOS transistor MN5, the sixth NMOS transistor MN6 and the fifth PMOS transistor MP5, wherein the reference current source I R electrically connected to the power line VDD while referenced to the current source I R It is electrically connected to the drain and gate of the fifth NMOS transistor MN5, the gate of the fifth NMOS transistor MN5 is electrically connected to the gate of the sixth NMOS transistor MN6, and the drain and gate of the fifth PMOS transistor MP5 are connected to the sixth NMOS transistor MN5. The drain of the tube MN6 is electrically connected. The bias circuit consists of a current source I R , the fifth NMOS transistor MN5 , the sixth NMOS transistor MN6 and the fifth PMOS tra...

Embodiment 3

[0046] see Figure 4 , Figure 4 It is the electrical principle diagram of the relaxation oscillator circuit of the third embodiment of the relaxation oscillator of the present invention.

[0047] In this embodiment, the relaxation oscillator circuit includes a bias circuit, and the bias circuit includes a reference current source I R1 , NMOS tube MN51, NMOS tube MN61 and PMOS tube MP51, wherein the reference current source I R1 electrically connected to the power line VDD while referenced to the current source I R1 It is electrically connected to the drain and gate of NMOS transistor MN51, the gate of NMOS transistor MN51 is electrically connected to the gate of NMOS transistor MN61, and the drain and gate of PMOS transistor MP51 are electrically connected to the drain of NMOS transistor MN61. The bias circuit consists of a current source I R1 , NMOS tube MN51, NMOS tube MN61 and PMOS tube MP51 form a mirror current source to provide bias current for the oscillation circu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a relaxation oscillator and a monolithic integrated chip. The relaxation oscillator comprises a relaxation oscillator circuit, and the relaxation oscillator circuit comprises a threshold voltage generating circuit, a capacitance charging and discharging circuit and a comparator circuit, wherein the threshold voltage generating circuit inputs a threshold voltage signal to an inverting input end of the comparator circuit; the capacitance charging and discharging circuit inputs capacitance voltage signals to an in-phase input end and an inverting input end of the comparator circuit; the threshold voltage generating circuit comprises a first current source, a second current source and a threshold resistance, the first current source supplies current to the threshold resistance through a first inverter switch element, and the second current source extracts the current from the threshold resistance through a first in-phase switch element; and the capacitance charging and discharging circuit comprises a third current source, a fourth current source and a capacitor, the third current source supplies the current to the capacitor through a second inverter switch element, and the fourth current source extracts the current from the capacitor through a second in-phase switch element. The monolithic integrated chip provided by the invention can be applied to the relaxation oscillator.

Description

technical field [0001] The invention relates to the field of oscillators, in particular to a relaxation oscillator based on bootstrap technology, and also to a monolithic integrated chip using the relaxation oscillator. Background technique [0002] All monolithic integrated circuit devices that require clock signals need clock sources to provide clock signals. The mainstream clock sources include off-chip crystal oscillators, on-chip harmonic oscillators, on-chip ring oscillators and on-chip relaxation oscillators. Crystal oscillators are because of their Good frequency accuracy and stability are widely used. With the development of Internet of Things devices, wearable devices and medical implantable devices, the market has higher and higher requirements for the integration of electronic devices, stricter requirements for power consumption control, and stronger desire for cost reduction. , so the performance of the on-chip oscillator needs to be greatly improved to replace...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K3/012
CPCH03K3/012
Inventor 樊骕研
Owner ALLWINNER TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap