Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

GaAs-based solid-state plasma PiN diode and preparation method therefor

A plasma and diode technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems such as incompatibility, low carrier mobility, uneven doping concentration, etc., to achieve improved performance, high The effect of carrier mobility and controllability enhancement

Inactive Publication Date: 2017-05-10
XIDIAN UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] At present, the materials used in PiN diodes used in plasma reconfigurable antennas at home and abroad are all bulk silicon materials. This material has the problem of low carrier mobility in the intrinsic region, which affects the carrier concentration in the intrinsic region of the PiN diode, and thus Affect its solid-state plasma concentration; and the P region and N region of this structure are mostly formed by implantation process, which requires a large implant dose and energy, high requirements on equipment, and is incompatible with existing processes; and the diffusion process, Although the junction depth is deep, but at the same time, the area of ​​the P region and the N region is large, the integration degree is low, and the doping concentration is uneven, which affects the electrical performance of the PiN diode, resulting in poor controllability of the solid-state plasma concentration and distribution.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • GaAs-based solid-state plasma PiN diode and preparation method therefor
  • GaAs-based solid-state plasma PiN diode and preparation method therefor
  • GaAs-based solid-state plasma PiN diode and preparation method therefor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0058] See figure 1 , figure 1 It is a flow chart of a method for manufacturing a GaAs-based solid-state plasma PiN diode according to an embodiment of the present invention. The method is suitable for preparing a lateral solid-state plasma PiN diode, and the lateral solid-state plasma PiN diode is mainly used for manufacturing a solid-state plasma antenna . The method comprises the steps of:

[0059] (a) Select a GeOI substrate with a certain crystal orientation, deposit a GaAs layer on the GeOI substrate and set an isolation region;

[0060] (b) etching the substrate to form a P-type trench and an N-type trench, the depths of the P-type trench and the N-type trench are less than the thickness of the top layer GaAs of the substrate;

[0061] (c) forming a first P-type active region and a first N-type active region by ion implantation in the P-type trench and the N-type trench;

[0062] (d) filling the P-type trench and the N-type trench, and forming a second P-type active...

Embodiment 2

[0103] See Figure 2a-Figure 2s , Figure 2a-Figure 2s It is a schematic diagram of a method for preparing a GaAs-based solid-state plasma PiN diode according to an embodiment of the present invention. On the basis of the first embodiment above, to prepare a GaAs-based solid-state solid-state diode with a channel length of 22 nm (the length of the solid-state plasma region is 100 microns) Plasma PiN diode is taken as an example to describe in detail, the specific steps are as follows:

[0104] Step 1, substrate material preparation steps:

[0105] (1a) if Figure 2a As shown, a GeOI substrate 101 with (100) crystal orientation is selected, and a GaAs layer 102 is deposited on the top layer Ge by MOCVD method, the doping type is p-type, and the doping concentration is 10 14 cm -3 , the thickness of the top GaAs layer is 50 μm;

[0106] (1b) if Figure 2b As shown, the method of chemical vapor deposition (Chemical vapor deposition, referred to as CVD) is used to deposit a ...

Embodiment 3

[0136] Please refer to image 3 , image 3 It is a schematic diagram of the device structure of a GaAs-based solid-state plasma PiN diode according to an embodiment of the present invention. The solid-state plasmonic PiN diode employs the above-mentioned as figure 1 The preparation method shown is made, specifically, the solid-state plasma PiN diode is prepared and formed on the GeOI substrate 301, and the P region 305, the N region 306 of the PiN diode and the lateral direction are located between the P region 305 and the N region 306 The I-regions between them are all located in the top layer GaAs302 of the substrate. Wherein, the PiN diode can be isolated by STI deep trenches, that is, an isolation trench 303 is provided outside the P region 305 and the N region 306, and the depth of the isolation trench 303 is greater than or equal to the thickness of the top Ge layer. In addition, the P region 305 and the N region 306 may respectively include a thin-layer P-type active...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a GaAs-based solid-state plasma PiN diode and a preparation method therefor. The preparation method comprises the steps of selecting a GeOI substrate of a certain crystal orientation, and depositing a GaAs layer and setting an isolation region on the GeOI substrate; etching the GeOI substrate to form a P type trench and an N type trench, wherein the depths of the P type trench and the N type trench are smaller than the thickness of top layer GaAs of the substrate; performing ion injection in the P type trench and the N type trench to form a first P type active region and a first N type active region; filling the P type trench and the N type trench, and adopting ion injection to form a second P type active region and a second N type active region in the top layer GaAs of the substrate; and forming leads on the substrate to complete the preparation of the GaAs-based solid-state plasma PiN diode. According to the embodiments, the high-performance GaAs-based solid-state plasma PiN diode, which is applicable to formation of a solid-state plasma antenna, can be prepared by adopting a deep trench isolation technology and the ion injection process.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a GaAs-based solid-state plasma PiN diode and a preparation method thereof. Background technique [0002] At present, the materials used in PiN diodes used in plasma reconfigurable antennas at home and abroad are all bulk silicon materials. This material has the problem of low carrier mobility in the intrinsic region, which affects the carrier concentration in the intrinsic region of the PiN diode, and thus Affect its solid-state plasma concentration; and the P region and N region of this structure are mostly formed by implantation process, which requires a large implant dose and energy, high requirements on equipment, and is incompatible with existing processes; and the diffusion process, Although the junction depth is deep, the areas of the P region and the N region are large, the integration degree is low, and the doping concentration is uneven, which affects the e...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/868H01L29/06H01L21/328
CPCH01L29/868H01L29/0603H01L29/0684H01L29/6609
Inventor 胡辉勇康海燕刘洋张鹤鸣宋建军舒斌宣荣喜苏汉王禹
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products