Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Fin-type super junction power semiconductor transistor and preparation method thereof

A technology for power semiconductors and transistors, which is applied in the field of fin-type super-junction power semiconductor transistors and their preparation, and can solve problems such as failure to achieve

Active Publication Date: 2021-07-09
SOUTHEAST UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Compared with traditional MOSFETs, although field effect transistors with super-junction structures have performed well in reducing on-resistance, they still have not met ideal expectations.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin-type super junction power semiconductor transistor and preparation method thereof
  • Fin-type super junction power semiconductor transistor and preparation method thereof
  • Fin-type super junction power semiconductor transistor and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0027] Combine below figure 2 , the present invention is described in detail, a fin-type super junction power semiconductor transistor, comprising: an N-type substrate 1, an N-type epitaxial layer 2 is arranged on the N-type substrate 1, and both sides of the N-type epitaxial layer 2 Columnar first P-type body regions 3 are respectively provided, and second P-type body regions 4 are respectively provided on both sides of the N-type epitaxial layer 2. The columnar first P-type body regions 3 and the second P-type body regions on the same side Type body region 4 touches each other, a first N-type heavily doped source region 6 is provided on the surface of the second P-type body region 4, a third P-type body region 5 is provided on the top of the N-type epitaxial layer 2, and a third P-type body region 5 is provided on the surface of the second P-type body region 4. Both ends of the surface of the P-type body region 5 are respectively provided with second N-type heavily doped so...

Embodiment 2

[0029] Combine below Figure 3 ~ Figure 8 , the present invention is described in detail, a method for preparing a fin-type super-junction power semiconductor transistor:

[0030] The first step: first select N-type silicon material as the substrate and epitaxially grow N-type epitaxial layer;

[0031] Step 2: use a mask to selectively etch a deep trench on the N-type epitaxial layer, and backfill the P-type material to form a columnar first P-type body region;

[0032] Step 3: selectively etching the N-type epitaxial layer to form a stepped epitaxial layer;

[0033] Step 4: using a mask to selectively implant boron into the stepped N-type epitaxial layer, and form a second P-type body region and a third P-type body region after annealing;

[0034] Step 5: Use a mask to selectively implant ions of arsenic or phosphorus on the surface of the second P-type body region to form a convex N-type heavily doped source region, and selectively implant ions of arsenic or phosphorus on ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A fin-type super-junction power semiconductor transistor and its preparation method, comprising an N-type substrate, an N-type epitaxial layer is arranged on the N-type substrate, and columnar first P-type body regions are arranged on both sides of the N-type epitaxial layer and a second P-type body region, a first N-type heavily doped source region is provided on the surface of the second P-type body region, a third P-type body region is provided on the top of the N-type epitaxial layer, and two ends of the surface of the region are provided The second N-type heavily doped source region, the third P-type body region on both sides are respectively provided with gate polysilicon, and the second P-type body region is covered under the gate polysilicon, the columnar first P-type body region, the second P-type body region The body region and part of the N-type epitaxial layer are lower than the lower surface of the third P-type body region. The first N-type heavily doped source region on the surface of the second P-type body region ends at the outer boundary of the gate oxide layer, and the first N-type heavily doped source region and the second P-type body region protrude synchronously to the outside of the transistor and form a pulse shape. The device of the invention further reduces the on-resistance and reduces the EMI noise of the device under the premise of ensuring the breakdown voltage.

Description

technical field [0001] The invention relates to the technical field of power semiconductor devices, in particular to a fin-type super junction power semiconductor transistor and a preparation method thereof. Background technique [0002] Power semiconductor devices, as the core components in power electronic systems, have been indispensable and important electronic components in modern life since their invention in the 1970s. In the past three decades, power metal oxide semiconductor field effect transistors (MOSFETs) have achieved leapfrog development. In the early 1990s, the concept of "super junction" was proposed, using alternate P columns and N columns to replace the traditional The N drift region of the power device effectively reduces the on-resistance and obtains lower on-state power consumption. Compared with traditional MOSFETs, although field effect transistors with super-junction structures have performed well in reducing on-resistance, they still have not met i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/78H01L29/423H01L21/336
CPCH01L29/42364H01L29/66795H01L29/785
Inventor 刘斯扬童鑫钊雪会徐浩孙伟锋陆生礼时龙兴
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products