Fin-type super junction power semiconductor transistor and preparation method thereof

A technology for power semiconductors and transistors, which is applied in the field of fin-type super-junction power semiconductor transistors and their preparation, and can solve problems such as failure to achieve
CN109256428BActive Publication Date: 2021-07-09SOUTHEAST UNIV

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Patents(China)
Current Assignee / Owner
SOUTHEAST UNIV
Publication Date
2021-07-09

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A fin-type super-junction power semiconductor transistor and its preparation method, comprising an N-type substrate, an N-type epitaxial layer is arranged on the N-type substrate, and columnar first P-type body regions are arranged on both sides of the N-type epitaxial layer and a second P-type body region, a first N-type heavily doped source region is provided on the surface of the second P-type body region, a third P-type body region is provided on the top of the N-type epitaxial layer, and two ends of the surface of the region are provided The second N-type heavily doped source region, the third P-type body region on both sides are respectively provided with gate polysilicon, and the second P-type body region is covered under the gate polysilicon, the columnar first P-type body region, the second P-type body region The body region and part of the N-type epitaxial layer are lower than the lower surface of the third P-type body region. The first N-type heavily doped source region on the surface of the second P-type body region ends at the outer boundary of the gate oxide layer, and the first N-type heavily doped source region and the second P-type body region protrude synchronously to the outside of the transistor and form a pulse shape. The device of the invention further reduces the on-resistance and reduces the EMI noise of the device under the premise of ensuring the breakdown voltage.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of power semiconductor devices, in particular to a fin-type super junction power semiconductor transistor and a preparation method thereof. Background technique

[0002] Power semiconductor devices, as the core components in power electronic systems, have been indispensable and important electronic components in modern life since their invention in the 1970s. In the past three decades, power metal oxide semiconductor field effect transistors (MOSFETs) have achieved leapfrog development. In the early 1990s, the concept of "super junction" was proposed, using alternate P columns and N columns to replace the traditional The N drift region of the power device effectively reduces the on-resistance and obtains lower on-state power consumption. Compared with traditional MOSFETs, although field effect transistors with super-junction structures have performed well in reducing on-resistance, they still have not met i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More