A stacking packaging process for semiconductor devices and semiconductor devices

A packaging process and semiconductor technology, applied in the direction of electrical components, impedance networks, etc., can solve problems such as complex wiring, sensitive injection molding pressure, and high cost

Active Publication Date: 2020-06-16
HUZHOU JIANWENLU TECH INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When integrated into the module by wafer bonding packaging, it is not sensitive to injection pressure, the product thickness is large, and the wiring is complicated and requires TSV conduction, so the process control is difficult and the cost is high.
The thin film packaging method can make the product very thin, but it involves multiple photolithography and thin film deposition processes, which makes the process difficult and costly, and is sensitive to injection molding pressure, so it cannot be used for the stacked packaging of two dies.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A stacking packaging process for semiconductor devices and semiconductor devices
  • A stacking packaging process for semiconductor devices and semiconductor devices
  • A stacking packaging process for semiconductor devices and semiconductor devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] The application will be further described in detail below with reference to the drawings and embodiments. It can be understood that the specific embodiments described here are only used to explain the related invention, but not to limit the invention. In addition, it should be noted that, for ease of description, only the parts related to the relevant invention are shown in the drawings.

[0040] It should be noted that the embodiments in this application and the features in the embodiments can be combined with each other if there is no conflict. Hereinafter, the present application will be described in detail with reference to the drawings and in conjunction with embodiments.

[0041] Figure 1a with Figure 1b It shows a schematic diagram of a WLP wafer-level packaging filter in the prior art using a wafer bonding packaging structure. There are two main structures and processing methods for filters using wafer bonding packages, such as Figure 1a The first structure shown ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Embodiments of the present invention provide an overlay packaging process for a semiconductor device, and a semiconductor device. The process comprises the following steps: manufacturing a main wafer, and retaining a packaging and bonding region on the front surface of the main wafer; manufacturing a secondary wafer, retaining a packaging and bonding region on the front surface of the secondary wafer, and forming several grooves on the front surface of the secondary wafer; bonding the packaging and bonding regions of the main wafer and the secondary wafer to achieve the overlay of the two wafers; and grinding or thinning the back surface of the secondary wafer until at least a part of the region of the main wafer is exposed from the groove. The process is very suitable for manufacturing a two-in-one chip and a duplexer chip, and particularly for manufacturing an acoustic wave filter. A new wafer level overlay packaging structure provided by the present invention achieves wafer level packaging in a die overlay mode, and simultaneously has the functions of two dies, and thus, a packaging volume and the area of the die can be greatly reduced, and the volume ratio of two independent packaged dies merely is about 60%.

Description

Technical field [0001] This application belongs to the field of semiconductor devices, in particular to a stacking and packaging process for semiconductor devices and semiconductor devices. Background technique [0002] As a semiconductor device, filters are widely used in many wireless cellular terminals (including 2G / 3G / 4G / 5G mobile phones, WiFi, Pads, smart watches, IOTs, automobiles and other terminal scenarios). The transmitting end (TX) and receiving end (RS) of the mobile communication system must be filtered by the filter before they can play a role. Since its working frequency band is generally 800MHz~2GHz, and the bandwidth is 17MHz~30MHz, the filter is required to have low insertion loss , High stop band suppression and high image attenuation, withstand high power, low cost, miniaturization and other characteristics. Compared with piezoelectric ceramic filters and monolithic crystal filters, surface acoustic wave filters have obvious advantages in terms of working fre...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H03H3/10H03H3/007
CPCH03H3/007H03H3/10
Inventor 李林萍盛荆浩江舟
Owner HUZHOU JIANWENLU TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products