TSV structure and TSV electroplating process
An electroplating process and seed layer technology, which is applied in the direction of circuits, electrical components, electrical solid devices, etc., can solve problems such as limited production capacity
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0046] A TSV structure comprising a silicon wafer 101, a through hole is provided on the through hole, which is electroplated with a TSV metal 108, the TSV metal 108, and the upper surface and the lower surface of the silicon wafer 101. Qiping, the surface deposit of the silicon sheet 101 has a passivation layer 103, and a seed layer 104 is provided on the passivation layer 103 on both sides of the silicon sheet 103, which is silicon oxide, thickness of 50000 nm. .
[0047] A TSV electroplating process, including the following steps:
[0048] A: The TSV blind hole 102 is formed on the surface of the silicon sheet 101, and the passivation layer 103 is deposited on the surface of the silicon sheet 101, and the back surface of the thinning silicon wafer 101 is exposed by the TSV blind hole 102;
[0049] Such as Figure 1A As shown, the TSV blind hole 102 is produced on the surface of the silicon wafer 101 by a photolithography etching process, and the diameter of the TSV blind hole 102...
Embodiment 2
[0064] A TSV structure comprising a silicon wafer 101, a through hole is provided on the through hole, which is electroplated with a TSV metal 108, the TSV metal 108, and the upper surface and the lower surface of the silicon wafer 101. Qiping, the surface deposit of the silicon sheet 101 has a passivation layer 103, and a seed layer 104 is provided on the passivation layer 103 on both sides of the silicon sheet 103, which is silicon nitride, thickness of 75000. NM.
[0065] A TSV electroplating process, including the following steps:
[0066] A: The TSV blind hole 102 is made on the surface of the silicon sheet 101, and the passivation layer 103 is deposited on the surface of the silicon sheet 101, and then the seed layer 104 is deposited on the surface passivation layer;
[0067] Such as Figure 1K As shown, the TSV blind hole 102 is fabricated on the surface of the silicon wafer 101 by a photolithography etching process, and the diameter of the TSV blind hole 102 is 1 μm to 1000...
PUM
| Property | Measurement | Unit |
|---|---|---|
| Thickness | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


