Array base plate of thin film transistor of LCD and manufacturing method of the same

A technology of thin-film transistors and liquid crystal displays, which is applied in semiconductor/solid-state device manufacturing, instruments, exposure devices for photolithography, etc., and can solve problems such as high production costs

Inactive Publication Date: 2007-05-16
AU OPTRONICS CORP
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Among the three processes, the production cost of photolithography is the highest

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Array base plate of thin film transistor of LCD and manufacturing method of the same
  • Array base plate of thin film transistor of LCD and manufacturing method of the same
  • Array base plate of thin film transistor of LCD and manufacturing method of the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0040] 1A-1D are schematic cross-sectional structural diagrams of the manufacturing process of a thin film transistor array substrate of a liquid crystal display according to an embodiment of the present invention, and FIGS. 2A-2B are schematic top views of the thin film transistor array substrate of a liquid crystal display at different manufacturing stages.

[0041] Please refer to FIG. 1A and FIG. 2A at the same time. FIG. 2A is a schematic top view of FIG. 1A . A transparent conductive layer 102 and a first photoresist layer 104 are sequentially formed on the substrate 100, and then the first photomask is used to perform a photolithographic etching process, and the scanning line channel 106 and the capacitance line channel are simultaneously formed on the substrate 100. Road 108. The substrate 100 other than the scan line channel 106 and the capacitor line channel 108 is still covered by the transparent conductive layer 102 and the first photoresist layer 104 in sequence. ...

Embodiment 2

[0053] 3A-3G are schematic cross-sectional structural diagrams of the manufacturing process of a thin-film transistor array substrate of a liquid crystal display according to an embodiment of the present invention, and FIGS. 4A-4B are schematic top views of the thin-film transistor array substrate of a liquid crystal display at different manufacturing stages.

[0054] In FIG. 3A , firstly, a transparent conductive layer 302 , a buried layer 304 and a first photoresist layer 306 are sequentially formed on a substrate 300 . Then, for example, use a half-tone photomask as the first photomask to perform a photolithography process on the first photoresist layer 306 to pattern the first photoresist layer 306 to form the first photoresist layer as shown in Figure 3A. Outline of the resist layer 306 . The region of the capacitor line, the region of the scan line and the gate region of the thin film transistor are fully exposed regions, so there is no first photoresist layer 306 on the...

Embodiment 3

[0070]5A-5E are schematic cross-sectional structural diagrams of the manufacturing process of a thin-film transistor array substrate of a liquid crystal display according to an embodiment of the present invention, and FIGS. 6A-6B are schematic top views of the thin-film transistor array substrate of a liquid crystal display at different manufacturing stages.

[0071] Please refer to FIG. 5A and FIG. 6A at the same time. FIG. 6A is a schematic top view of FIG. 5A . A transparent conductive layer 502 and a first photoresist layer 504 are sequentially formed on the substrate 500, and then the first photomask is used to perform a photolithographic etching process, and the scanning line trench 506 and the capacitance line trench are simultaneously formed on the substrate 500. Road 508. The substrate 500 other than the scan line channel 506 and the capacitor line channel 508 is still covered by the transparent conductive layer 502 and the first photoresist layer 504 in sequence.

...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

This invention discloses one LCD film transducer array base board and its peeling method and semi-modulation light mask film only in need of two sets of light mask to define first and second metal layers to fulfill LCD film transducer array base board process method.

Description

technical field [0001] The present invention relates to a liquid crystal display and a manufacturing method thereof, and in particular to a thin film transistor (thin film transistor; TFT) array substrate of a liquid crystal display and a manufacturing method thereof. Background technique [0002] Recently, the continuous innovation of optoelectronic technology, coupled with the arrival of the digital age, has promoted the vigorous development of the liquid crystal display market. Liquid crystal displays are widely used in personal digital assistants (PDAs), mobile phones, camcorders, notebook computers, desktops, etc. On consumer communication or electronic products such as upper-type displays, car displays, and projection TVs, and gradually replace cathode ray tubes and become the mainstream of displays. [0003] The manufacturing method of the thin film transistor array (TFT Array) substrate of the current liquid crystal display is mainly composed of three different proc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G02F1/1362G03F7/20H01L21/027
Inventor 王湧锋余良彬潘智瑞董畯豪
Owner AU OPTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products