Method of manufacturing a MEMS structure and use of the method
a manufacturing method and technology of mems structure, applied in the direction of microstructural devices, instruments, coatings, etc., can solve the problems of poor dimensional precision in the structure, quadrature signal, and quadrature errors, and achieve the effect of eliminating non-uniformities within the wafer
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
first embodiment
[0095]The first embodiment alternative, presented by FIGS. 4a-4d, is an etch-back procedure, wherein a part of the masking material deposited as a trench filling 4 is chemically removed to reveal top surface of the structures 1.
[0096]In the first embodiment, FIG. 4a (correspondingly to FIGS. 2i and 2j) shows the fifth step of the method of the invention, wherein a third mask 5 is deposited on the silicon dioxide trench filling 4 on selected areas where etching is not allowed.
[0097]In the next and sixth step, as illustrated by FIG. 4b (correspondingly to FIGS. 2k and 2l), a part of the masking material filling 4 is removed using some suitable technique such as lithography and etch back. The third mask 5 protects the masking material filling 4 on areas defining the final structure and where final structure etching is not allowed.
[0098]FIG. 4c (correspondingly to FIGS. 2m-2n) shows a DRIE etch step for making the final structures as the seventh step of the method of the invention. The ...
second embodiment
[0101]In the second embodiment alternative, presented by FIGS. 5a-5d, Chemical Mechanical Polishing / Planarization (CMP) is used to smooth the surface of the wafer and remove filling 4 on areas to be etched. The remaining filling 4′ left fills the trenches 3a as shown by FIG. 5a. Chemical Mechanical Polishing / Planarization is a process of smoothing surfaces with the combination of chemical and mechanical forces. It can be thought of as a hybrid of chemical etching and free abrasive polishing. The fifth step presented by FIG. 5a uses the above mentioned CMP process to smooth the surface of the wafer, whereby a part of the silicon dioxide layer 4 is left deposited on the wafer as a remaining filling 4′ in the shape of trenches 3a.
[0102]Not until thereafter, in the sixth step of the second embodiment as presented by FIG. 5b, a third mask 5 is deposited as an intermediate mask for defining the final structure in order to protect areas where etching for finals structures is not allowed.
[...
PUM
| Property | Measurement | Unit |
|---|---|---|
| Length | aaaaa | aaaaa |
| Depth | aaaaa | aaaaa |
| Dielectric polarization enthalpy | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 