Unlock instant, AI-driven research and patent intelligence for your innovation.

Thin-film transistor element and manufacturing method thereof

A technology of thin film transistors and manufacturing methods, applied in the direction of transistors, semiconductor/solid-state device manufacturing, electrical components, etc., can solve problems such as rough surface of copper materials, affecting component quality, and easy deformation of copper materials, so as to solve existing problems and improve The effect on product reliability

Inactive Publication Date: 2007-12-05
AU OPTRONICS CORP
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the adhesion (adhesion) between the copper material and the glass substrate is not good, and the copper element will also diffuse into the insulating layer (such as SiO 2 layer), which affects the quality of components
Moreover, since the copper material is easily deformed, especially in the plasma process for film deposition (such as plasma enhanced chemical vapor deposition, PECVD), the copper material will react with the gas in the plasma process to cause the surface of the copper material to be rough. (roughness) and increased resistance and other adverse effects

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thin-film transistor element and manufacturing method thereof
  • Thin-film transistor element and manufacturing method thereof
  • Thin-film transistor element and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0018] 请参阅图2A-2D,用以说明根据本发明第一实施例的TFT工艺。

[0019] 请参阅图2A,首先形成一氧化钒层215于一基板210上,该基板210例如是玻璃或石英或透光性聚合物基板。该氧化钒层215例如是由化学汽相淀积法(CVD)或物理汽相淀积法(PVD)所淀积而得。在此举一范例,将该基板210放入反应性离子溅镀(reactive ion sputtering)装置中,以钒金属为靶(target),然后将氧气和氩气通入反应室内进行溅镀工艺,而淀积该氧化钒层215(其化学式通式为V x o y ,例如是VO 2 or V 2 o 5 等化学式)于该基板210上。该氧化钒层215的厚度可以是30~1000,而依此实施例的范例的最适当的厚度为50~200。

[0020] 请参阅图2B,接着将例如是经由溅镀法所淀积的Cu或Al或Mo或Ag或Ag-Pd-Cu或Cr或W或Ti或上述金属的合金的一金属层(未图示)淀积于该氧化钒层215上。之后,通过传统的光刻工艺图案化上述金属层而形成一栅极220。这里要说明的是,由于该栅极220与该基板210之间夹有当作是黏着层的该氧化钒层215,所以增加了该栅极220与该基板210之间的附着力。

[0021] 请参阅图2C,接着形成一栅极绝缘层230于该基板210上方而覆盖该栅极220与该氧化钒层215。该栅极绝缘层230可以是由氧化硅层或氮化硅层或氮氧化硅层或氧化钽层或氧化铝层所构成,或是由其它具有绝缘及保护功能的有机材料所构成(如:含碳氧类的硅化合物(Si x o y C z )、含碳氢氧类的硅化合物(Si x o y C z h n )、含碳类的硅化合物(Si x C z )、含氟类的碳化合物(C z f m )、以硅或碳为中心的星状结构化合物等)。

[0022] 仍请参阅图2C,然后形成一半导体层(未图示)于该栅极绝缘层230上,其中该半导体层例如包含有经由CVD法所淀积的非晶硅层(amorphoussilicon layer)与经掺杂的硅层(impurity-added silicon layer)。之后,通过传统的光刻工艺图案化上述半导体层而形成一沟道层240以及一欧姆接触层250。其中该欧姆接触层250例如是掺杂n型离子(例如P或As)的硅层或是掺...

no. 2 example

[0026] 请参阅图3A-3D,用以说明根据本发明第二实施例的TFT工艺。

[0027] 请参阅图3A,首先形成一栅极320于一基板310上。其中,该基板310例如是玻璃或石英或透光性聚合物基板,而该栅极320例如是经由溅镀法所淀积的Cu或Al或Mo或Ag或Ag-Pd-Cu或Cr或W或Ti或上述金属的合金的一金属层。

[0028] 请参阅图3B,接着将例如是由CVD或PVD所淀积的一氧化钒层325形成于该基板310与该栅极320上。在此举一范例说明该氧化钒层325的工艺,将包含有该栅极320的该基板310放入反应性离子溅镀(reactive ionsputtering)装置中,以钒金属为靶(target),然后将氧气和氩气通入反应室内进行溅镀工艺,而淀积该氧化钒层325(其化学式通式为V x o y ,例如是VO 2 or V 2 o 5 等化学式)覆盖该基板310与该栅极320。该氧化钒层325的厚度可以是30~1000,而依此实施例的范例的最适当的厚度为50~200。

[0029] 请参阅图3C,接着形成一栅极绝缘层330于该氧化钒层325上。该栅极绝缘层330可以是由氧化硅层或氮化硅层或氮氧化硅层或氧化钽层或氧化铝层所构成,或是由其它具有绝缘及保护功能的有机材料所构成(如:含碳氧类的硅化合物(Si x o y C z )、含碳氢氧类的硅化合物(Si x o y C z h n )、含碳类的硅化合物(Si x C z )、含氟类的碳化合物(Cz f m ), silicon or carbon-centered star structure compounds, etc.). It should be noted here that since the vanadium oxide layer 325 serving as a cap layer is interposed between the gate 320 and the gate insulating layer 330, the subsequent plasma process for depositing an insulating layer , the gate 320 can be protected by the van...

no. 3 example

[0034] Please refer to FIGS. 4A-4D to illustrate the TFT process according to the third embodiment of the present invention.

[0035] Referring to FIG. 4A , firstly, a first vanadium oxide layer 415 is formed on a substrate 410 , such as glass or quartz or a transparent polymer substrate. The first vanadium oxide layer 415 is deposited by, for example, CVD or PVD. Here is an example, put the substrate 410 into a reactive ion sputtering device, use vanadium metal as a target, and then pass oxygen and argon into the reaction chamber to perform a sputtering process to deposit the first vanadium oxide layer 415 (its chemical formula is V x o y , such as VO 2 or V 2 o 5 and other chemical formulas) on the substrate 410 . The thickness of the first vanadium oxide layer 415 may be 30-1000 Ȧ, and the most suitable thickness according to this embodiment is 50-200 Ȧ.

[0036] Referring to FIG. 4B , a gate 420 such as Cu, Al, Mo, Ag, Ag—Pd—Cu, Cr, W, Ti, or an alloy of the above m...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The film transistor element includes one metal grid formed on one part of sloped glass plate; one vanadium oxide layer formed between the metal grid and the substrate and / or between the metal grid and the grid insulating layer; one grid insulating layer formed on the vanadium oxide layer; one semiconductor layer formed on the grid insulating layer; and one source and one drain formed on part of the semiconductor layer. The present invention has vanadium oxide layer improved attachment between the metal grid and the glass substrate, and during the subsequent plasma process to deposit the insulating layer, the metal grid is protected with the vanadium oxide layer without damage.

Description

technical field [0001] 本发明涉及一种薄膜晶体管元件(thin film transistor,TFT)及其制造方法,特别涉及一种薄膜晶体管元件中栅极结构及其制造方法。 Background technique [0002] 底栅极型(bottom-gate type)薄膜晶体管元件目前已经被广泛地应用于薄膜晶体管液晶显示器(TFT-LCD)中。请参阅图1,其显示传统的底栅极型薄膜晶体管结构100。该薄膜晶体管结构100包含有一玻璃基板110、一金属栅极120、一栅极绝缘层130、一沟道层(channel layer)140、一欧姆接触层150以及一源 / 漏极层160、170。 [0003] 随着TFT-LCD的尺寸增加,包含薄膜晶体管栅极的金属栅极线(metalgate line)就必须要符合低电阻的要求。由于铜和铜合金材料具有相当低的电阻,所以是用来作为栅极材料的最佳选择。然而,铜材料和玻璃基板之间的附着性(adhesion)不佳,而且铜元素也会扩散到绝缘层(例如SiO 2 层)内,而影响元件品质。而且,由于铜材料容易变形,所以特别是在进行膜淀积的等离子工艺(例如是等离子加强化学汽相淀积,PECVD)中,铜材料会和等离子工艺中的气体反应而造成铜材料表面粗糙(roughness)以及增加阻值等不良影响。 [0004] 在美国专利第6165917号中,Batey等人揭示了一种钝化(passivation)铜层的方法。该方法是淀积一层不含氨(ammonia-free)的氮化硅层覆盖铜栅极,用以当作是铜栅极的盖层(cap layer)。 [0005] 在美国专利早期公开第2002 / 0042167号中,Chae等人揭示了一种薄膜晶体管结构。该方法是先形成例如是Ta或Cr或Ti或W层的第一金属层于玻璃基板上,然后再形成当作第二金属层的铜层于第一金属层上,接着经由热处理而使第一金属层氧化并扩散至铜层表面,因而构成一栅极结构。 [0006] 在美国专利第6562668号中,Jang等人揭示了一种薄膜晶体管结构。该方法是采用氧化铝或氮化铝来当作是铜栅极与玻璃基板之间的黏着层(adhesion layer),以及铜栅极的盖层。 Contents of the invention [0007] 有鉴于此,本...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/786H01L21/336H01L21/28G02F1/136
Inventor 甘丰源林汉涂
Owner AU OPTRONICS CORP