Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor nano-wire, making method thereof and semiconductor device provided with that nano-wire

A nanowire and semiconductor technology, applied in the fields of semiconductor/solid-state device manufacturing, semiconductor devices, nanotechnology, etc., can solve the problems of small contact area between nanowires and source/drain electrodes, plastic substrates not resistant to contact resistance reduction heat treatment, etc. , to achieve the effect of simplifying the manufacturing process, low contact resistance, and suppressing the deviation of mask alignment

Inactive Publication Date: 2009-05-13
JOLED INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] Furthermore, the contact area of ​​the nanowires with the source / drain electrodes is small, and there is also the problem that the plastic substrate is not resistant to the heat treatment required to reduce the contact resistance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor nano-wire, making method thereof and semiconductor device provided with that nano-wire
  • Semiconductor nano-wire, making method thereof and semiconductor device provided with that nano-wire
  • Semiconductor nano-wire, making method thereof and semiconductor device provided with that nano-wire

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach 1

[0061] Below, refer to figure 1 and figure 2 , the first embodiment of the nanowire of the present invention will be described. figure 1 It is a perspective view of the nanowire 100 in this embodiment. figure 2 (a) is a cross-sectional view along the long axis direction of the nanowire 100, figure 2 (b) is a cross-sectional view of a field effect transistor including the nanowire 100 .

[0062] figure 1 and figure 2 The illustrated nanowire 100 has: a pair of contact regions 10a, 10b; and a channel region 12 connected to these contact regions 10a, 10b. In the present embodiment, the channel region 12 is formed of silicon (Si), but the contact regions 10a and 10b have conductive portions formed of a material different from Si at least on the surface. More specifically, the contact regions 10a, 10b are configured to include: a core portion made of Ge doped with a p-type impurity at a high concentration; and an alloy portion (here, The channel region of the p-type semi...

Embodiment approach 2

[0107] Below, refer to Figure 9 (a) and (b) describe the second embodiment of the present invention.

[0108] Figure 9 (a) is a figure which shows the nanowire of this embodiment, Figure 9 (b) is a top view of a field-effect transistor fabricated using this nanowire.

[0109] The characteristic of this embodiment is that, if Figure 9 As shown in (a), a nanowire includes more than 3 contact regions 10 1 ~10 N (N is an integer greater than or equal to 3), two or more channel regions 12 1 ~12 M (M is an integer of 2 or more).

[0110] Such nanowires can be referenced by repeatedly performing Figure 5 The crystal growth processes described in (b) to (d) are produced, for example, by alternately growing Ge portions and Si portions. In this case, only the Si portion is covered with an insulating film, and the surface of the Ge portion is selectively alloyed, as in the above-described embodiment.

[0111] from Figure 9 (b) It can be seen that the "channel length" of ...

Embodiment approach 3

[0125] Below, refer to Figure 11 A third embodiment of the present invention will be described.

[0126] Figure 11 It is a plan view of a field effect transistor produced using the nanowire 200 of this embodiment. and Image 6 The field effect transistor shown differs in that the length of the channel region of the nanowire 200 is shorter than the separation between the source electrode 16a and the drain electrode 16b.

[0127] In this embodiment mode, the channel length is shortened beyond the limit of photolithography technology. As mentioned above, the channel length is defined as the length of the channel region of the nanowire, which can be controlled by the growth process of the nanowire. Therefore, the length of the channel region can be set to an extremely short value (for example, in the range of 50 to 1000 nm, preferably 500 nm or less), regardless of the limit of photolithography technology.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A nano-wire (100) comprising a plurality of contact regions (10a, 10b) and at least one channel region (12) connected with the plurality of contact regions (10a, 10b), wherein the channel region (12) is formed of a first semiconductor material, the surface of the channel region (12) is covered with an insulation layer selectively formed on the channel region (12), each of the plurality of contact regions (10a, 10b) is formed of a second semiconductor material different from the first semiconductor material of the channel region (12), and at least the surface of the channel region (12) has a conductive portion.

Description

technical field [0001] The present invention relates to semiconductor nanowires, and more particularly to semiconductor nanowires having a novel configuration suitable for achieving low contact resistance, and semiconductor devices including the semiconductor nanowires. Background technique [0002] In the field of nanotechnology, research into wires (nanowires) or tubes (nanotubes) having diameters on the order of nanometers is actively developing. In particular, attention has been paid to transistors using semiconductor nanowires formed by self-organization in their channel regions. Semiconductor nanowires are grown on the substrate by, for example, a VLS mechanism after forming metal fine particles functioning as catalysts for crystal growth on the substrate (Patent Document 1, etc.). Therefore, when integrating a practical transistor circuit on a substrate, it is necessary to grow semiconductor nanowires at target positions. [0003] On the other hand, it is reported t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/786H01L29/06
CPCH01L29/78618H01L29/775H01L27/1214H01L29/78696H01L29/78684H01L29/7869B82Y10/00H01L29/0665H01L29/78681H01L29/0673Y10S977/762Y10S977/938
Inventor 斋藤彻川岛孝启
Owner JOLED INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com