Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for amplifying process window of PMOS (P-channel metal oxide semiconductor) core device

A process window and core device technology, which is applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of small process window, doping, and high dose of source-drain ion implantation, so as to save process cost and increase Process window, the effect of improving yield rate

Active Publication Date: 2012-09-26
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0027]However, the ion implantation process and the RTA process used in the above-mentioned PMOS manufacturing process usually reduce the performance of MOSFET
For example, when performing the above-mentioned deep source / drain region ion implantation process, since three ion implantation processes need to be performed continuously, it is easy to make the dose of source-drain ion implantation too high; Generally, they are relatively small, so the ion diffusion speed is relatively fast, so that the density of the doped ions is prone to over-doping (over-run) phenomenon during the subsequent RTA process, thus making it comparable to the corresponding N-type MOSFET (NMOSFET) Compared with the corresponding P-type MOSFET (PMOSFET), the values ​​of the saturation current (Idsat) and the off-leakage current (Ioff) of the PMOS core device formed by the above process will greatly exceed the standard floating range, resulting in the PMOS core device. The process window (Process Window) is too small, which greatly reduces the performance of the PMOS core device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for amplifying process window of PMOS (P-channel metal oxide semiconductor) core device
  • Method for amplifying process window of PMOS (P-channel metal oxide semiconductor) core device
  • Method for amplifying process window of PMOS (P-channel metal oxide semiconductor) core device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] The present invention will be described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0054] The invention provides a method for enlarging the process window of a PMOS core device. In the method, after sequentially depositing a gate oxide layer and polysilicon on a substrate, etching the gate oxide layer and polysilicon layer to form a gate Before the electrode, an ion implantation (IMP) process is performed first, and the dose of the implanted ions is deducted in the subsequent deep source / drain region ion implantation process, and only two ion implantation processes are performed, thereby reducing the depth of the deep source. The dose of implanted ions in the drain region ion implantation process can effectively reduce the phenomenon of overdoping, improve the performance of PMOS core devices, and improve the yield rate of products.

[0055] image 3 It is a flow chart of the method for increasing the process window of the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for amplifying the process window of a PMOS (P-channel metal oxide semiconductor) core device, which comprises: carrying out a first ion injection course on the formed polycrystalline silicon layer after a gate oxide layer and a polycrystalline silicon layer are successively formed on a substrate; etching the gate oxide layer and the polycrystalline silicon layer to form a grid and form first side walls on both sides of the grid; carrying out a shallow ion injection process to form a shallow doped drain region and form a second side wall on the external side of the first side wall; carrying out a deep source / drain region ion injection process, wherein the deep source / drain region ion injection process comprises a first source / drain region ion injection course and a second source / drain region ion injection course; depositing a high-stress nitride layer respectively on a grid region, a source region and a drain region; and carrying out an ohmic contact process and a top metal wiring process. The method provided by the invention is used for amplifying the process window of the PMOS core device, enhancing the yield of the product and saving the processcost.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a method for increasing the process window (Process Window) of a PMOS core device. Background technique [0002] At present, with the rapid development of semiconductor manufacturing technology, in order to achieve faster computing speed, larger data storage capacity and more functions of semiconductor devices, chips are developing towards higher component density and high integration. The manufacturing technology has entered the 65nm or even 45nm process node, and the minimum feature size of the gate width has reached 45nm or smaller. [0003] In the manufacturing process of complementary metal oxide semiconductor (CMOS) devices, some processes will affect the performance of metal oxide semiconductor field effect transistors (MOSFET), especially the performance of p-channel metal oxide semiconductor (PMOS) core components. It will cause a great impact, so th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L21/265
Inventor 居建华刘兵武
Owner SEMICON MFG INT (SHANGHAI) CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More