Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Embedded system on programmable chip (SOPC) having image coprocessor

An embedded system and coprocessor technology, applied in the field of embedded programmable system-on-chip, can solve problems such as insufficient CPU computing power

Inactive Publication Date: 2011-08-17
SHANGHAI INST OF TECHNICAL PHYSICS - CHINESE ACAD OF SCI
View PDF4 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to develop an on-chip programmable signal processing system with an image coprocessor, which is specially used for the calculation of image correlation algorithms, solves the problem of insufficient CPU computing power in the embedded processing platform, and improves the real-time performance of the system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Embedded system on programmable chip (SOPC) having image coprocessor
  • Embedded system on programmable chip (SOPC) having image coprocessor
  • Embedded system on programmable chip (SOPC) having image coprocessor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] An example of the present invention is as follows:

[0023] On the self-developed SOPC signal processing platform, Gaussian smoothing and filtering operations are performed on multi-frame images. The platform chooses the FPGA of XC5VFX20T-FF323 model of Xilinx Company, and uses the development software provided by the company to design an embedded platform inside the FPGA. In this design, Microblaze is selected as the CPU of the embedded system, and the clock frequency is 125MHz; the PLB4.6 bus is selected as the system bus, the clock frequency is 125MHz, and the width is 64 bits. The sum of the throughput rates, so that the two are not affected by the transmission rate. Select DDR2_SDRAM_256MB as the off-chip memory of the system, and map to the memory space whose address range is 0x80000000-0x90000000. After the above-mentioned design is completed, the coprocessor is connected to the PLB bus, and the clock selects the bus clock 125MHz. The image data selects 1080P ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an embedded system on programmable chip (SOPC) having an image coprocessor. The system mainly comprises the image coprocessor and an embedded system (including a central processing unit (CPU), a bus, a memory controller, an interrupt controller and the like). The CPU is mainly used for managing system resources and processing complicated transactions, and the image coprocessor is mainly used for carrying out calculation of a plurality of specific image processing algorithms. The system has the advantages that: the self-developed image coprocessor has concurrent processing capacity and pipelining processing capacity; the system can be applied to the plurality of specific image processing algorithms; and calculation efficiency is improved greatly, so that the CPU can get rid of heavy image processing to process some more complicated transactions attentively, so as to improve the processing capacity of a whole SOPC signal processing platform.

Description

technical field [0001] The invention relates to an embedded programmable system on chip, in particular to an embedded programmable system on chip with an image coprocessor, which is used in embedded signal processing platforms for image enhancement, edge detection, background prediction, etc. Computation of image processing algorithms. Background technique [0002] With the development of science and technology, more and more products are developing in the direction of miniaturization and low power consumption, hoping to complete as much work as possible in as small a volume as possible. SOPC (System on Programmable Chip, Programmable System on Chip) therefore Has been widely used. SOPC integrates the advantages of embedded systems and FPGA (programmable logic gate array), and at the same time has the ability of hardware programming and software programming, and the design is more free and flexible, and it has quickly become one of the candidates for image signal processing...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06T1/20G06T1/00
Inventor 沈永格汤心溢李范鸣张浩钧李争
Owner SHANGHAI INST OF TECHNICAL PHYSICS - CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com